%0 Journal Article
	%A M. Aleshams and  A. Shahsavandi
	%D 2011
	%J International Journal of Electrical and Computer Engineering
	%B World Academy of Science, Engineering and Technology
	%I Open Science Index 60, 2011
	%T A Low Power High Frequency CMOS RF Four Quadrant Analog Mixer
	%U https://publications.waset.org/pdf/4910
	%V 60
	%X This paper describes a CMOS four-quadrant
multiplier intended for use in the front-end receiver by utilizing the
square-law characteristic of the MOS transistor in the saturation
region. The circuit is based on 0.35 um CMOS technology simulated
using HSPICE software. The mixer has a third-order inter the power
consumption is 271uW from a single 1.2V power supply. One of the
features of the proposed design is using two MOS transistors
limitation to reduce the supply voltage, which leads to reduce the
power consumption. This technique provides a GHz bandwidth
response and low power consumption.
	%P 1627 - 1629