Il-Do Jeong and  Hang-Geun Jeong,  A 3.125Gb/s Clock and Data Recovery Circuit Using 1/4-Rate Technique.   journal   = {International Journal of Electrical and Computer Engineering}, [online]. World Academy of Science, Engineering and Technology.
    July 2007, vol. 7(7). 1105 - 1107
    [viewed 16 April 2024]. Available from: https://publications.waset.org/pdf/3344.