Jeong, I. , Jeong, H. (2007). 'A 3.125Gb/s Clock and Data Recovery Circuit Using 1/4-Rate Technique'. World Academy of Science, Engineering and Technology, Open Science Index 7, International Journal of Electrical and Computer Engineering, 1(7), 1105 - 1107.