An On-chip LDO Voltage Regulator with Improved Current Buffer Compensation

Lv Xiaopeng, Bian Qiang, Yue Suge

Abstract—A fully on-chip low drop-out (LDO) voltage regulator with 100pF output load capacitor is presented. A novel frequency compensation scheme using current buffer is adopted to realize single dominant pole within the unit gain frequency of the regulation loop, the phase margin (PM) is at least 50 degree under the full range of the load current, and the power supply rejection (PSR) character is improved compared with conventional Miller compensation. Besides, the differentiator provides a high speed path during the load current transient. Implemented in 0.18 μ m CMOS technology, the LDO voltage regulator provides 100mA load current with a stable 1.8V output voltage consuming 80 μ A quiescent current.

Keywords—capacitor-less LDO; frequency compensation; transient response; power supply rejection

I. INTRODUCTION

Compared with DC-DC convertors, LDO voltage regulators are less complex and easier to be fully integrated on-chip. As an essential building block of the power management system, LDO voltage regulators provide an accurate and stable DC voltage under the battery powered circumstances.



Fig. 1 Conventional LDO voltage regulator structure

The conventional LDO voltage regulators (Fig. 1) implemented in CMOS technology often use the PMOS FET with common source connection as the pass transistor between the input and output voltages. An amplified error signal is fed back to the gate of the pass transistor through the feedback loop to respond to the load current while keeping the output voltage constant. Recently, the off-chip output capacitor of several microfarads is eliminated to meet the System-on-Chip (SoC) demand of on-chip LDO voltage regulators; however, the on-chip output capacitor provided by the power line capacitance is reduced to tens or hundreds of picofarads, degrading the output voltage peaks during fast load current transient.

Moreover, the stability of the closed loop under the full range of the load current needs to be guaranteed, however, the conventional Miller compensation with pole splitting degrades the frequency response and the power supply rejection (PSR) character due to the feed forward path [1].

This paper presents an improved current buffer compensation technique for on-chip LDO voltage regulator, the unit gain frequency and the PSR character are improved by eliminating the feed forward path. Besides, a high-speed path provided by a differentiator is adopted to supply extra charging or discharging current during fast load current transient.

II. THE PROPOSED BLOCK DIAGRAM



Fig. 2 Block diagram of the proposed LDO voltage regulator

The proposed block diagram of the open loop LDO voltage regulator with improved current buffer compensation [2], [3] and high speed path is shown in Fig. 2. It consists of a folded cascode differential amplifier and a pass transistor with common source connection. The transconductance of the input stage, the cascode transistor, and the pass transistor is $g_{m in}$, G_m , and g_{mp} , respectively. The output conductance of the OTA and the LDO is g_{o1} and g_{out} . To drain load current of 100mA, the pass transistor with large dimension introduces parasitic capacitors C_{gsp} , C_{gdp} that have to be considered with the compensation capacitor C_c . C_{out} is the on-chip capacitor provided by the power line. The differentiator composed of inverting transconductance g_{mF} , capacitor C_c and resistor R_F creates a high speed path during load current transient.

A. AC small signal analysis

Consider the loop gain frequency response where the feedback factor is 1, the AC small signal transfer function of the proposed LDO structure is given by (1), based on assumptions:

• The transconductance g_m is much larger than the output conductance g_o , that is $g_m/g_o >>1$;

• Only the parasitic capacitors $C_{gsp} C_{gdp}$ of the pass transistor,

Lv Xiaopeng is with the Beijing Microelectronics Technology Institute, Beijing, China. (e-mail: Xiaopeng_Lv@163.com).

Bian Qiang is with the Beijing Microelectronics Technology Institute, Beijing, China. (e-mail: bianq@mxtronics.com).

Yue Suge is with the Beijing Microelectronics Technology Institute, Beijing, China. (e-mail:yuesg@mxtronics.com).

the compensation capacitor C_c and the output load capacitor C_{out} are considered, ignoring the other parasitic capacitors.

The DC gain of the feedback loop is

$$\frac{V_{out}}{V_{in}}|_{DC} = \frac{g_{m in}g_{mp}}{g_{o1}g_{out}}$$
(2)

the dominant pole and zeros are

$$\omega_{dp} = -\frac{g_{ol}g_{out}}{g_{mp}C_c}$$
(3)

$$\omega_{\rm ZL} = -\frac{2G_{\rm m}}{C_{\rm c}} \tag{4}$$

$$\omega_{\rm ZR} = + \frac{g_{\rm mp}}{C_{\rm gs} + 2C_{\rm gd}} \tag{5}$$

the gain bandwidth product is

$$GBW = \frac{g_{min}}{C_c}$$
(6)

The proposed structure presents single dominant pole within the GBW; two zeros far beyond the GBW and two non-dominant poles changing dramatically with the load current. Considering the stability of the proposed structure at different load conditions:

Case 1: low to moderate load current: gmp, the transconductance of the pass transistor is small enough that $g_{mp}C_{gdp}C_c >> G_mC_{pgate}C_{out}$ holds, thus, the later factor of the transfer function's denominator is given approximately as bellow, where C_{pgate} is the sum of C_{gsp} and C_{gdp} .

$$D(s) \approx C_{pgate}C_{c}C_{out}s^{2} + G_{m}C_{pgate}C_{out}s + G_{m}g_{mp}C_{c}$$
$$\approx (s + \frac{g_{mp}C_{c}}{C_{pgate}C_{out}})(C_{pgate}C_{c}C_{out}s + G_{m}C_{pgate}C_{out})$$
(7)

Under this condition, the proposed structure presents two non-dominant poles beyond the GBW.

$$\omega_{ndp1} = -\frac{g_{mp}C_c}{C_{pgate}C_{out}};$$
(8)

$$\omega_{\rm ndp2} = -\frac{G_{\rm m}}{C_{\rm c}};\tag{9}$$

Case 2: moderate to large load current: g_{mp} is large enough that the proposed structure presents a pair of conjugate complex non-dominant poles far beyond the GBW. The corresponding natural frequency and quality factor are

$$\omega_{ndp} = -\sqrt{\frac{G_{m}g_{mp}}{C_{pgate}C_{out}}};$$

$$Q = \frac{C_{c}\sqrt{C_{pgate}C_{out}G_{m}g_{mP}}}{G_{m}C_{pgate}C_{out} + g_{mp}C_{gdp}C_{c}};$$
(10)
(11)

The analysis of the two cases above indicates that the proposed structure presents only single dominant pole within GBW, moreover, the impact of the zeros and non-dominant poles beyond the GBW on the phase margin of the feedback loop fulfills the stability condition.

B. Transient analysis

To reduce the output voltage variation during fast load current transient, the differentiator detects the output voltage and injects the current through the high speed path to charge or discharge the capacitor of the pass transistor.

C. Power supply rejection analysis

The frequency compensation scheme based on current buffer creates the same dominant pole as the Miller compensation while eliminating the feed forward path provided by conventional Miller capacitor. Thus, the PSR at high frequency is improved.

III. THE PROPOSED TRANSISTOR-LEVEL IMPLEMENTATION

The transistor-level implementation of the proposed LDO structure is shown in Fig. 3. Transistors M_1 to M_8 form the folded cascode OTA with differential inputs provided by the feedback voltage V_{FB} and the reference voltage V_{REF} . The pass transistor and the on-chip output capacitor are labeled as M_p and C_{out} respectively. The series feedback network composed of R $_{fb1}$, R_{fb2} provides the feedback signal V_{FB} to the non-inverting input of the OTA.

$$H(s) = \frac{V_{out}}{V_{in}}(s) = \frac{\frac{1}{2}g_{min} \left[C_{c} \left(C_{gsp} + 2C_{gdp}\right)s^{2} - g_{mp}C_{c}s - 2G_{m}g_{mp}\right]}{C_{pgate}C_{c}C_{out}s^{3} + \left(G_{m}C_{pgate}C_{out} + g_{mp}C_{gdp}C_{c}\right)s^{2} + G_{m}g_{mp}C_{c}s + G_{m}g_{ol}g_{out}}}{\frac{1}{2}g_{min}\left(s + \frac{2G_{m}}{C_{c}}\right)\left[C_{c}\left(C_{gsp} + 2C_{gdp}\right)s - g_{mp}C_{c}\right]}{\left(s + \frac{g_{ol}g_{out}}{g_{mp}C_{c}}\right)\left[C_{pgate}C_{c}C_{out}s^{2} + \left(G_{m}C_{pgate}C_{out} + g_{mp}C_{gdp}C_{c}\right)s + G_{m}g_{mp}C_{c}\right]}$$
(1)

World Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering Vol:6, No:3, 2012



Fig. 3 Schematic of the proposed LDO voltage regulator

To obtain adequate phase margin without peaking in magnitude response beyond the GBW, the transconductance of the cascode transistor is increased with gain boosting technique. The auxiliary amplifiers composed of M_{11} , R_1 and M_{12} , R_2 increase the transconductance of the cascode transistor by a factor of $1+g_{m11}R_1$, $1+g_{m12}R_2$ respectively. M_{13} supplies bias current for the auxiliary amplifiers and the differential mode signal is cancelled out at the drain.

The capacitor C_c implementing the current buffer frequency compensation is connected between the output voltage and the input of the cascode transistor M_6 . The differentiator composed of M_F , R_F and C_c detects the variation of the output voltage in the form of current. Then, the current passes through the cascode transistor M_5 and current mirror composed of M_7 and M_8 with low resistance nodes to charge or discharge the capacitors at the gate of the pass transistor.

IV. SIMULATION RESULTS

The proposed LDO voltage regulator has been simulated with 0.18µm CMOS technology. The compensation capacitor C_c is only 3pF. The feedback resistors R_{fb1} , R_{fb2} are 30k Ω , 60k Ω respectively; the resistor R_F of the differentiator is 100k Ω ; the load resistors R_1 , R_2 of the auxiliary amplifiers are both 20k Ω . The output voltage is 1.8V while the reference voltage is 1.2V.



The output voltage versus input voltage is presented in Fig. 4.The output voltage is around 1.8V when the input voltage varies from 3V to 3.6V, with line regulation of 1.68μ V/mV.



The output voltage versus load current is presented in Fig. 5. The output voltage is around 1.8V when the load current varies from 0 to 100mA, with load regulation of 30μ V/mA.

C. Frequency response and phase margin



The frequency response of the proposed LDO is presented in Fig. 6 with the load current of 0 and 100mA. The GBW is between 1.77MHz and 2.2MHz; the phase margin is larger than 50°, the loop gain is around 70dB.



Fig. 7 Phase Margin under different load currents

Fig. 7 presents phase margin of the proposed LDO under different load current with 100pF output capacitor, simulation results validate the existence of single dominant pole within GBW. The minimum phase margin is always larger than 50° for the entire load current range, thus, the stability and transient characteristic of the closed loop can be guaranteed.



The output voltage variations are 114mV and 112mV for load current transient from 0 to 100mA with 1µs rising and falling time as shown in Fig. 8.

E. Power Supply Rejection

The PSR character of different load currents shown in Fig.9 yields -50dB from DC to 40 kHz; -40dB at 151 kHz.



solid for $I_{load}=0$; -----dashed for $I_{load}=100$ mA)

V. CONCLUSION

A comparison among other output capacitor-less LDO voltage regulators [4], [5], [6] implemented in CMOS technology is summarized in Table 1. The proposed LDO voltage regulator presents faster settling and better PSR with only 3pF internal compensation capacitor.

TABLE I				
PERFORMANCE SUMMARY				
	[4]	[5]	[6]	This work
Year	2007	2007	2010	2011
I _{out} (mA)	50	100	100	100
$C_{com}(pF)$	21	6	7	3
Line	1%	344	57.4	1.67
regulation		$\mu V/V$	$\mu V/mV$	$\mu V/mV$
Load	2%	388	109	35.3
regulation		$\mu V/mA$	$\mu V/mA$	$\mu V/mA$
Transient	~90	<50	<100	~115
peak(mV)	< 70	<50	<100	<115
Settling(µs)	15	≈30	<9	<3
PSR(dB)	-55@	NA	-40@	-50@DC
	DC		10k	-40@151k

REFERENCES

- B. K. Ahuja's, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE J. Solid-State Circuits*, vol. SC-18, no. 6, pp. 629–633, Dec. 1983.
- Uday Dasgupta, "Issues in "Ahuja" frequency compensation technique," *IEEE international symposium on Radio Frequency Integration Technique*, pp.326-329, 2009.
- [3] D. Ribner and M. Copeland, "Design technique for a cascaded CMOS opamp with improved PSRR and common-mode input range," *IEEE J. Solid-state Circuits*, vol. SC-19, pp. 919-925, Dec.1984.
- [4] R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, "Full on chip CMOS low-dropout voltage regulator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 9, pp. 1879–1890, Sep. 2007.
- [5] S. K. Lau, P. K. T. Mok, and K. N. Leung, "A low-dropout regulator for SoC with Q-reduction," *IEEE J. Solid-State Circuits*, vol. 42, no. 3,pp. 658–664, Mar. 2007.
- [6] Edward Ho and Philip Mok, "A capacitor-less CMOS active feedback low-dropout regulator with slew-rate enhancement for portable on-chip application," *IEEE Trans CAS II, express briefs*, vol. 57, NO. 2, pp. 80-84, Feb 2010.