WASET
	%0 Journal Article
	%A M. Kovac
	%D 2008
	%J International Journal of Electrical and Information Engineering
	%B World Academy of Science, Engineering and Technology
	%I Open Science Index 21, 2008
	%T Asynchronous Microcontroller Simulation Model in VHDL
	%U https://publications.waset.org/pdf/1576
	%V 21
	%X This article describes design of the 8-bit asynchronous
microcontroller simulation model in VHDL. The model is created in
ISE Foundation design tool and simulated in Modelsim tool. This
model is a simple application example of asynchronous systems
designed in synchronous design tools. The design process of creating
asynchronous system with 4-phase bundled-data protocol and with
matching delays is described in the article. The model is described in
gate-level abstraction.
The simulation waveform of the functional construction is the
result of this article. Described construction covers only the
simulation model. The next step would be creating synthesizable
model to FPGA.
	%P 1777 - 1780