

Resistive RAM Based on HfO_x and its Temperature Instability Study

Z. Fang, H.Y. Yu, W.J. Liu, N. Singh, G.Q. Lo

Abstract—High performance Resistive Random Access Memory (RRAM) based on HfO_x has been prepared and its temperature instability has been investigated in this work. With increasing temperature, it is found that: leakage current at high resistance state increases, which can be explained by the higher density of traps inside dielectrics (related to trap-assistant tunneling), leading to a smaller On/Off ratio; set and reset voltages decrease, which may be attributed to the higher oxygen ion mobility, in addition to the reduced potential barrier to create / recover oxygen ions (or oxygen vacancies); temperature impact on the RRAM retention degradation is more serious than electrical bias.

Keywords—RRAM, resistive switching, temperature instability.

I. INTRODUCTION

THE conventional memory scaling of flash memory is expected to approach the technical and physical limitations (e.g. lithography, few-electron storage, coupling ratio, and cross-talk) in the near future. Recently, Resistive Random Access Memory (RRAM) has been extensively researched as one of the most promising candidates in the next generation nonvolatile memory or maybe universal memory applications [1] largely due to its characteristics of low power consumption, high speed switching, low voltage operation, high integration density and CMOS compatibility. Various transitional metal oxide (TMO) has been explored as RRAM material candidates for their simple compositions and reported outstanding performance, e.g. NiO_x [2], TiO_x [3], CuO_x [4]. Among them, HfO_x has shown exceptional electrical performance [5]. In this work, temperature dependent resistive switching and retention behavior have been investigated on HfO_x ($\text{TiN}/\text{HfO}_x/\text{Pt}$) based devices. All the observations can be correlated with the oxygen vacancies (V_o) inside binary oxide (HfO_x in this work) dielectrics, which further reinforce the role of V_o assisted conduction filament formation and rupture in the RRAM switching behavior.

Z. Fang and H.Y. Yu are with School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore – 637998, and also with Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore -117685 (*e-mail: HYYU@ntu.edu.sg)

W.J. Liu is with School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore – 637998.

N. Singh and G.Q. Lo are with Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore -117685.

II. EXPERIMENT

Hafnium oxide based RRAM devices are fabricated by high temperature oxidation of Hf thin films. First, Hf film is prepared by DC sputtering of Hf target on $\text{Pt}/\text{Ti}/\text{SiO}_2/\text{Si}$ substrates, follows by 450°C oxygen furnace annealing for 10 minutes. After that, TiN top electrode is deposited by reactive sputtering and then devices are patterned with lithography and dry etched with final devices area ranging from 5625 to $99225 \mu\text{m}^2$. The morphologies of the MIM capacitor are examined by high-resolution transmission electron microscopy (HRTEM), chemical composition of the blank HfO_x film is analyzed by X-ray photoelectron spectroscopy (XPS). And the electrical measurement is performed using a Keithley 4200-SCS semiconductor parameter analyzer.

III. RESULTS AND DISCUSSION

The chemical composition of the prepared resistive switching layer after oxidation is analyzed by XPS. Hf $4f$ scan shows two peaks at binding energy of 17.1eV and 18.6eV indicating that Hf thin film has been fully oxidized even with short oxidation time (results not shown here). High resolution transmission electron microscope (HRTEM) is used to check the morphology of the prepared samples. Fig. 1a shows the cross-section image of the $\text{TiN}/\text{HfO}_x/\text{Pt}$ memory cell. It reveals the thickness of HfO_x is approximately 8nm , and an interfacial layer (IL) of TiO_xN_y (~ 1 to 2nm) is identified between HfO_x and top electrode (TiN). This may be due to the strong attraction of oxygen ions towards Ti rich region. This interfacial layer formation is further confirmed with EDX spectrum profile as shown in Fig. 1b. The oxygen profile tends to be attracted to the TiN side, indicating that the HfO_x layer in the device possibly becomes oxygen deficient due to the formation of TiO_xN_y . It is believed that this IL layer may serve as oxygen reservoir during the resistive switching.




Fig. 1 Physical characterization of HfO_x based MIM capacitor (a) Cross-sectional TEM image of the $\text{TiN}/\text{HfO}_x/\text{Pt}$ memory. (b) EDX study of elemental spatial profile. Inset shows the direction of profile.




Fig. 2 Resistive switching behaviors at room temperature. (a) The switching characteristics of 100 repetitive DC sweeping current-voltage curves (b) Switching endurance of 500 cycles in DC sweeping mode (c) The schematics of set and reset processes.

Polarity dependent bipolar resistive switching phenomenon is observed in the fabricated RRAM cells. Fig. 2a shows the current-voltage (I-V) characteristics of 100 repetitive DC sweeps after forming at room temperature. The current increases suddenly at the set voltage (V_{set}) of $\sim +1.4V$ during positive sweep, which turns it on from high resistance state

(HRS) to low resistance state (LRS). The LRS keeps till with a negative voltage sweep to the reset voltage (V_{reset}) of $\sim -2.5V$, and HRS will resume. Fig.2b demonstrates good endurance of the fabricated HfO_x RRAM devices up to 500 cycles. The resistive switching phenomenon can be well explained by formation and rupture of oxygen vacancies related conduction filaments, as schematically depicted in Fig.2c [6].




Fig.3 (a) Comparison of DC resistive switching at both 25°C and 100°C. (Inset shows schematic of high temperature HRS leakage current (TAT) increasing). (b) Set (V_{set}) and reset (V_{reset}) voltages decrease with increasing temperature

To better understand the resistive switching behavior in the $TiN/HfO_x/Pt$ device. Resistive switching at room temperature and high temperature (100°C) is compared in Fig. 3a. It is clearly observed the HRS current increases under both polarities with temperature, which can be explained by the schematics as inset of this figure. When device is reset to HRS, the conduction filament is believed to be broken near metal interface, cutting off the current. According to crystal defect theory [7], the probability (p) of oxygen ions to overcome the potential barrier and create vacancies can be expressed as

$$p \approx \nu \exp(-E / k_B T) \quad (1)$$

where E is the potential barrier height, T is temperature. Thus with the increase of temperature, the probability of defects formation increases. The increased V_o -related traps inside the dielectrics would thus increase the trap-assist tunneling (TAT) leakage. Consequently, a smaller On/Off ratio would also be observed. Further to the above, in Fig.3b, V_{set} / V_{reset} decrease with increasing temperature, which is correlated with the increased oxygen ion mobility [8], in addition to effectively lowered potential barrier according to Eq. (1). at high temperature.

of stressing condition. This variation will not degrade the reliability (retention) of RRAM. The possible reason is due to the small stressing voltage (which must be smaller than V_{set}) and short stressing time. And in Fig. 4b, the room temperature HRS retention is projected from Arrhenius plot with high temperature measurements. Each data point is the logarithm average of ten measurement results and the inset of Fig. 4b shows the definition of the retention time.

IV. CONCLUSION

In conclusion, HfO_x based RRAM shows good resistive switching behavior and its temperature instability is investigated in details in this work. The temperature dependent properties pose a challenge to the commercialization of binary oxide based RRAM devices, and material-oriented solutions might be the way to address these problems.

REFERENCES

- [1] G. Baek, D. C. Kim, M. J. Lee, H. J. Kim, E. K. Yim, M. S. Lee, J. E. Lee, S. E. Ahn, S. Seo, J. H. Lee, J. C. Park, Y. K. Cha, S. O. Park, H. S. Kim, I. K. Yoo, U. I. Chung, J. T. Moon, and B. I. Ryu, "Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application," in IEDM Tech. Dig., 2005, pp. 750-753.
- [2] D. C. Kim, S. Seo, S. E. Ahn, D. S. Suh, M. J. Lee, B. H. Park, I. K. Yoo, I. G. Baek, H. J. Kim, E. K. Yim, J. E. Lee, S. O. Park, H. S. Kim, U. I. Chung, J. T. Moon, and B. I. Ryu, "Electrical observations of filamentary conduction for the resistive memory switching in NiO films," Appl. Phys. Lett., vol. 88, p. 202102, May 2006.
- [3] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008.
- [4] R. Dong, D. S. Lee, W. F. Xiang, S. J. Oh, D. J. Seong, S. H. Heo, H. J. Choi, M. J. Kwon, S. N. Seo, M. B. Pyun, M. Hasan, and H. Hwang, "Reproducible hysteresis and resistive switching in metal- Cux O -metal heterostructures," Appl. Phys. Lett., vol. 90, p. 042107, Jan 2007.
- [5] H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, and M. J. Tsai, "Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust HfO2 based RRAM," in IEDM Tech. Dig., 2008, pp. 297-300.
- [6] N. Xu, B. Gao, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang, and B. Yu, "A unified physical model of switching behavior in oxide-based RRAM," in VLSI Symp., 2008, pp. 100-101.
- [7] C. Kittel, "Introduction to solid state physics (8th ed)," pp. 585-591.
- [8] R. Meyer, L. Schloss, J. Brewer, R. Lambertson, W. Kinney, J. Sanchez, and D. Rinerson, "Oxide dual-layer memory element for scalable non-volatile cross-point memory technology," in NVMTS Proc., 2008, pp. 1-5




Fig. 4 (a) Resistance variation ($|\Delta R/R_{t=0}|$) of HRS at different stress conditions and temperatures (b) Measured HRS retention time as a function of temperature, inset shows the HRS retention at 120°C, and retention time is defined at the point where resistance suddenly drops.

Electrical stress of 0.1V to 0.8V at both room temperature and high temperature on the reliability of RRAM devices is studied in Fig. 4a. The HRS resistance variation after stress of different period ($|\Delta R/R_{t=0}|$, where $R_{t=0}$ stands for the resistance prior to stressing) is used to evaluate the degradation of RRAM retention. It can be found that the variation at room temperature is much smaller compared to high temperature case for all the stressing conditions. The resistance variation at high temperature is less than 60% and is almost independent