Balasubramanian, P. , Anantha, K. (2007). 'Power and Delay Optimized Graph Representation for Combinational Logic Circuits'. World Academy of Science, Engineering and Technology, Open Science Index 8, International Journal of Structural and Construction Engineering, 1(8), 2481 - 2487.