S. Heydarzadeh and A. Kadivarian and P. Torkzadeh, Implemented 5-bit 125-MS/s Successive Approximation Register ADC on FPGA. journal = {International Journal of Electronics and Communication Engineering}, [online]. World Academy of Science, Engineering and Technology. September 2012, vol. 69(9). 927 - 930 [viewed 21 September 2024]. Available from: https://publications.waset.org/pdf/10748.