

# A Novel Zero Voltage Transition Synchronous Buck Converter for Portable Application

S. Pattnaik, A. K. Panda, Aroul K., K. K. Mahapatra

**Abstract**—This paper proposes a zero-voltage transition (ZVT) PWM synchronous buck converter, which is designed to operate at low output voltage and high efficiency typically required for portable systems. To make the DC-DC converter efficient at lower voltage, synchronous converter is an obvious choice because of lower conduction loss in the diode. The high-side MOSFET is dominated by the switching losses and it is eliminated by the soft switching technique. Additionally, the resonant auxiliary circuit designed is also devoid of the switching losses. The suggested procedure ensures an efficient converter. Theoretical analysis, computer simulation, and experimental results are presented to explain the proposed schemes.

**Keywords**—DC-DC Converter, Switching loss, Synchronous Buck, Soft switching, ZVT.

## I. INTRODUCTION

THE next generation of portable products, such as personal communicators and digital assistants, has demanded improvement in dc-dc converter topology in order to increase battery life time and enable smaller, cheaper systems. Since many portable devices operate in low-power standby modes for a majority of the time they are on, increasing light-load converter efficiency can significantly increase battery lifetime. A key element in this task, especially at low output voltages that future microprocessor and memory chips will need, is the synchronous rectifier. The synchronous rectifier buck converter is popular for low-voltage power conversion because of its high efficiency and reduced area consumption [3], [9], [12], [21], and [25]. A synchronous rectifier is an electronic switch that improves power-conversion efficiency by placing a low-resistance conduction path across the diode rectifier in a switch-mode regulator. MOSFETs usually serve this purpose.

However, higher input voltages and lower output voltages have brought about very low duty cycles, increasing switching losses and decreasing conversion efficiency. So in this paper, we have optimized the efficiency of the synchronous buck converter by eliminating switching losses using soft switching technique.

S. Pattnaik, is with the Electrical Engineering Department, National Institute Technology, Rourkela, India - 761009 (ph. no - +919861283778; fax:+916612472926; e-mail: swapnajit.pattnaik@gmail.com).

A. K. Panda, is with the Electrical Engineering Department, National Institute Technology, Rourkela, Orissa, India - 761009 (e-mail: anuppanda64@gmail.com).

Aroul K. is with the Electrical Engineering Department, National Institute Technology, Rourkela, Orissa, India - 761009 (e-mail: k.aroul@yahoo.co.in).

K. K. Mahapatra, is with the Electronics and Communication Engineering Department, National Institute Technology, Rourkela, India.

The voltage-mode soft-switching method that has attracted most interest in recent years is the zero voltage transition [1], [2], [4]-[8], [10], [11], [13]-[20], [22]-[24], [26]-[27], [29]. This is because of its low additional conduction losses and because its operation is closest to the PWM converters. The auxiliary circuit of the ZVT converters is activated just before the main switch is turned on and ceases after it is accomplished. The auxiliary circuit components in this circuit have lower ratings than those in the main power circuit because the auxiliary circuit is active for only a fraction of the switching cycle; this allows a device that can turn on with fewer switching losses than the main switch to be used as the auxiliary switch. The improvement in efficiency caused by the auxiliary circuit is mainly due to the difference in switching losses between the auxiliary switch and the main power switch if it were to operate without the help of the auxiliary circuit. Previously proposed ZVT-PWM converters have at least one of the following key drawbacks.

- 1) The auxiliary switch is turned off while it is conducting current. This causes switching losses and EMI to appear that offsets the benefits of the using the auxiliary circuit. In converters such as the ones proposed in [2], [10], [14] and [15] the turn off is very hard.
- 2) The auxiliary circuit causes the main converter switch to operate with a higher peak current stress and with more circulating current. This results in the need for a higher current-rated device for the main switch, and an increase in conduction losses. The converters proposed in [3], [6], [8], [11], [12], and [16] the current stresses are very high on the main switch.
- 3) The auxiliary circuit components have high voltage and/or current stresses. Such as converters proposed in [1], [5], [6] and [13], [16]. The converter proposed in [23] and [28] reduces the current stress on the main switch, but circuit is very complex.

Reducing switching losses for low power circuit such as synchronous buck is not known to be present in the literatures [1]-[24] and [26]-[29]. The converter shown in Fig.1 is designed for a low voltage, high current circuit and found to be highly efficient. Hence, this paper presents a new class of ZVT synchronous buck converter. By using a resonant auxiliary network in parallel with the main switch, the proposed converters achieve zero-voltage switching for the main switch and synchronous switch and zero-current switching for the auxiliary switch without increasing their voltage and current stresses.




Fig. 1 The proposed converter

The paper is organized as follows: The next section gives a short description of the proposed circuit followed by review of the various modes of operation with their key waveforms and the representation of their equivalent operation modes. Section III presents the design considerations and section IV includes basic features of converter. Section V includes simulation and experimental results to illustrate the features of the proposed converter scheme. Section VI includes some conclusions.

## II. OPERATION PRINCIPLES AND ANALYSIS

### A. Definitions and Assumptions

The circuit scheme of the proposed new ZVT synchronous buck converter is shown in Fig.1. The auxiliary circuit consists of switch  $S_1$ , resonant capacitor  $C_r$ , Resonant inductor  $L_r$ . The auxiliary circuit operates only during a short switching-transition time to create ZVS condition for the main switch. The body diode of the main switch is also utilized in the converter. A high frequency schottky diode  $D_s$  is used for discharging the capacitor voltage to the output, which happens before the turn on of the synchronous switch. During one switching cycle, the following assumptions are made in order to simplify the steady-state analysis of the circuit shown in Fig.1.

1. Input Voltage  $V_i$  is constant.
2. Output Voltage  $V_0$  is constant or output capacitor  $C_0$  is large enough.
3. Output current  $I_0$  is constant or output inductor  $L_0$  is large enough.
4. Output Inductor  $L_0$  is much larger than resonant circuit inductor  $L_r$ .
5. Resonant circuits are ideal.
6. Semiconductor devices are ideal.
7. Reverse recovery time of all diodes is ignored.

### B. Modes of Operation

Eight stages take place in the steady-state operation during one switching cycle in the proposed converter. The key waveforms of these stages are given in Fig.2 and the equivalent circuit schemes of the operation stages are given in Fig.3. The detailed analysis of every stage is presented below:

**Mode 1 ( $t_0, t_1$ ):** Prior to  $t = t_0$ , the body diode of  $S_2$  was conducting; main switch  $S$  and auxiliary switch  $S_1$  are turned-off. At  $t_0$ , the auxiliary switch  $S_1$  is turned on which realizes

zero-current turn-on as it is in series with the resonant inductor  $L_r$ . The current through resonant inductor  $L_r$  and resonant capacitor  $C_r$  rise at the same rate as falls of current through  $i_{S2}$ . Resonance occurs between  $L_r$  and  $C_r$  during this mode. The mode ends at  $t = t_1$ , when  $i_{Lr}$  reaches  $I_0$  and  $i_{S2}$  falls to zero in result the body diode of  $S_2$  stops conducting. The voltage and current expressions which govern this circuit mode are given by:

$$i_{S2} = I_0 - i_{Lr} \quad (1)$$

$$i_{Lr}(t - t_0) = \frac{V_i}{Z} \sin \omega(t - t_0) \quad (2)$$

$$\omega = \frac{1}{\sqrt{L_r C_r}} = \text{Resonant frequency}$$

$$Z = \sqrt{L_r / C_r} = \text{Characteristic impedance}$$




Fig. 2 Key theoretical waveforms concerning the operation stages in the proposed converter

At  $t = t_1$

$$t_{01} = t_1 - t_0 = \frac{1}{\omega} \sin^{-1} \left( \frac{I_0 Z_i}{V_i} \right) \quad (3)$$

$$V_{Cr}(t_1 - t_0) = V_{Cr1} \quad (4)$$

$$i_{Lr}(t_1 - t_0) = I_0 \quad (5)$$

Mode 2 ( $t_1, t_2$ ):  $L_r$  and  $C_r$  continue to resonate. At  $t_1$ , the synchronous switch  $S_2$  is turned on under ZVS. This mode is made to end by turning off the switch  $S_2$  under ZVS, when  $i_{Lr}$  current reaches to its maximum value i.e.  $i_{Lrmax}$ .

$$i_{S2} = i_{Lr} - I_0 \quad (6)$$

$$i_{Lr}(t - t_1) = \frac{V_i - V_{Cr1}}{Z} \sin \omega(t - t_1) + I_0 \cos \omega(t - t_1) \quad (7)$$

At  $t = t_2$

$$i_{Lr}(t_2 - t_1) = I_{Lrmax} \quad (8)$$

$$t_{12} = \frac{1}{\omega} \tan^{-1} \left( \frac{V_i - V_{Cr1}}{I_0 Z} \right) \quad (9)$$

$$V_{Cr}(t_2 - t_1) = V_{Cr2} \quad (10)$$

Mode 3 ( $t_2, t_3$ ): At  $t_2$ ,  $i_{Lr}$  reaches its peak value  $i_{Lrmax}$ . Since  $i_{Lr}$  is more than load current  $I_0$ , the capacitor  $C_s$  will be charged and discharge through body diode of main switch  $S$ , which leads to conduction of body diode. This mode ends when resonant current  $i_{Lr}$  falls to load current  $I_0$ . So current through body diode of main switch  $S$  becomes zero which results turned off of body diode. At the same time the main switch  $S$  is turned on under ZVS. The voltage and current expressions for this mode are:

$$i_{Lr}(t - t_2) = -\frac{V_{Cr2}}{Z} \sin \omega(t - t_2) + I_{Lrmax} \cos \omega(t - t_2) \quad (11)$$

$$t_{23} = \frac{1}{\omega} \left[ \tan^{-1} \left( \frac{I_{Lrmax} Z}{V_{Cr2}} \right) - \sin^{-1} (I_0) \right] \quad (12)$$

At  $t = t_3$

$$i_{Lr}(t_{23}) = I_0 \quad (13)$$

$$V_{Cr}(t_{23}) = V_{Cr3} \quad (14)$$

Mode 4 ( $t_3, t_4$ ): At  $t_3$ , the main switch is turned-on with ZVS. During this stage the growth rate of  $i_s$ , is determined by the resonance between  $L_r$  and  $C_r$ . The resonant process continues in this mode and the current  $i_{Lr}$  continue to decrease. This mode ends when  $i_{Lr}$  falls to zero and  $S_1$  can be turned-off with ZCS. The voltage and current expressions for this mode are:

$$i_{Lr}(t - t_3) = -\frac{V_{Cr3}}{Z} \sin \omega(t - t_3) + I_0 \cos \omega(t - t_3) \quad (15)$$

At  $t = t_4$

$$i_{Lr} = 0 \quad (16)$$

$$t_{34} = \tan^{-1} \left( \frac{I_0 Z}{V_{Cr3}} \right) \quad (17)$$

$$V_{Cr}(t_4) = V_{Crmax} \quad (18)$$

Mode 5 ( $t_4, t_5$ ): At  $t_4$ , the auxiliary switch  $S_1$  is turned-off with ZCS. The body diode of  $S_1$  begins to conduct due to resonant capacitor  $C_r$  which starts to discharge. The resonant




Fig. 3 Modes of operation

current  $i_{Lr}$  rises in the reverse direction, reaches a maximum negative and increases to zero. At this moment the body diode of  $S_1$  is turned off and the mode ends. The voltage and current equations for this mode are given by:

$$i_{Lr}(t - t_4) = \frac{V_{Crmax}}{Z} \sin \omega(t - t_4) \quad (19)$$

At  $t = t_5$

$$i_{Lr}(t_5) = 0 \quad (20)$$

$$t_{45} = \frac{\pi}{\omega} \quad (21)$$

$$V_{Cr}(t_5) = -V_{Cr4} \quad (22)$$

Mode 6 ( $t_5, t_6$ ): Since the body diode of  $S_1$  has turned off at  $t_5$ , now only the main switch  $S$  carries the load current. There is no resonance in this mode and the circuit operation is

identical to a conventional PWM buck converter. The voltage and current equations for this mode are given by:

$$i_S = I_0 \quad (23)$$

$$i_{Lr}(t_6) = 0 \quad (24)$$

$$V_{Cr}(t_6) = -V_{Cr4} \quad (25)$$

*Mode 7 ( $t_6, t_7$ ):* At  $t_6$ , the main switch S is turned off with ZVS. The schottky diode D starts conducting. The resonant energy stored in the capacitor Cr starts discharging to the load through the high frequency schottky diode  $D_S$  for a very short period of time, hence body – diode conduction losses and drop in output voltage is too low. This mode finishes when Cr is fully discharged. The equations that define this mode are given by:

$$V_{Cr}(t - t_6) = -V_{Cr4} + \frac{I_0}{C_r}(t - t_6) \quad (26)$$

At  $t = t_7$

$$V_{Cr}(t_7) = 0 \quad (27)$$

$$t_{67} = \frac{C_r V_{Cr4}}{I_0} \quad (28)$$

*Mode 8 ( $t_7, t_8$ ):* At  $t_7$ , the body diode of switch  $S_2$  is on as soon as Cr is fully discharged and schottky diode is turned off under ZVS. Dead time loss is negligibly small compared to the conventional synchronous buck converter. During this mode, the converter operates like a conventional PWM buck converter until the switch  $S_1$  is turned on in the next switching cycle. The equation that defines this mode is given by:

$$i_{S2} = I_o \quad (29)$$

### III. DESIGN PROCEDURE

Design of conventional PWM converters has been well presented in literatures. Thus it is more significant to focus on design procedures of the auxiliary circuit. The resonant inductor, resonant capacitor, and the delay time of the auxiliary switch are the most important components when designing the auxiliary circuit. The proposed auxiliary resonant circuit provides soft switching conditions for the main transistor. The following design procedure is developed considering procedures such as those presented previously [20].

#### A. Delay time

The on time of auxiliary switch ( $S_1$ ) must be shorter than one tenth of the switching period.

$$T_D = \frac{1}{10} T_S \quad (30)$$

#### B. Current Stress Factor ( $a$ )

The current stress factor of the auxiliary switch is defined as

$$a = \frac{I_{Lrm}}{I_{in(max)}} \quad (31)$$

It is greater than one ( $1 \leq a \leq 1.5$ ) and is desired to be as small as possible. This factor can be used for the selection of the auxiliary switch.

#### C. Resonant Capacitor ( $C_r$ )

The resonant capacitor can be expressed as

$$C_r = \frac{(a-1)^2 I_{in(max)} T_D}{V_o \left[ 1 + \frac{\pi}{2} (a-1) \right]} \quad (32)$$

#### D. Resonant Inductor ( $L_r$ )

The resonant inductor is given by

$$L_r = \frac{V_o T_D}{I_{in(max)} \left[ 1 + \frac{\pi}{2} (a-1) \right]} \quad (33)$$

#### E. MOSFET Selection

A method to choose the MOSFETs for the converter is to compare the power dissipation values for a number of different MOSFET types. Usually, a low on-state drain resistance MOSFET is chosen for the synchronous rectifier, and a MOSFET with a low gate charge is chosen for the switches.

### IV. BASIC CONVERTER FEATURES

The features of the proposed soft switching converter are briefly summarized as follows.

1. All of the active and passive semiconductor devices are turned on and off under exact ZVS and/or ZCS.
2. The proposed converter has a simple structure, low cost, and ease of control.
3. The converter acts as a conventional PWM converter during most of the switching cycle.
4. The presented snubber cell can be easily applied to the other basic PWM dc-dc converters and to all switching converters.
5. The proposed converter has a larger total efficiency and a wider load range.
6. The main switch and the auxiliary switch are not subjected to additional voltage stresses. Current stress on the main switch is slightly higher, but current stress on the auxiliary switch is within safe limit.

### V. SIMULATION AND EXPERIMENTAL RESULTS

A Prototype of the proposed converter, as shown in Fig.1 has been built in the laboratory. The newly proposed converter operates with an input voltage  $V_s = 12V$ , output voltage  $V_o = 3.3V$ , load current of 10A and a switching frequency of 200 kHz. The converter is simulated using simulation software PSIM version 6.0. The major parameters and components are given in Table I.

TABLE I COMPONENTS USED IN THE PROPOSED CONVERTER

Component	Value/Model	
	Simulation	Experiment
Main Switch, S	Ideal	IRF1312
Auxiliary Switch, S1	Ideal	IRF1010E
Synchronous Switch, S2	Ideal	IRF1010E
Schottky Diode, D	Ideal	MBR60L45CTG
Capacitance, CS	0.05nH	0.05nH
Resonant Inductor, Lr	200nH	200nH
Resonant Capacitor, Cr	0.2μF	0.2μF
Output Capacitor, Co	100μF	100μF
Output Inductor, Lo	2μH	2μH

Figs. 4 (a-d) show the simulation results of the proposed converter and Figs. 5 (a-d) present the experimental results. All the waveforms except the efficiency curve represents a time period of one switching cycle, which is  $5\mu\text{s}$  in this case. The amplitudes are denoted below each of their waveforms respectively.




Fig. 4 Simulated voltage and current waveforms: (a) main switch S:  $V_S$ ;  $I_S$ , (b) auxiliary switch  $S_1$ :  $V_{S1}$ ;  $I_{S1}$ , (c) synchronous switch  $S_2$ :  $V_{S2}$ ;  $I_{S2}$ , (d) schottky diode  $D$ :  $V_{DS}$ ;  $I_{DS}$ .




Fig. 5 Experimental voltage and current waveforms: (a) main switch S:  $V_S$ ;  $I_S$ : (V: 10 V/div, I: 10 A/div, time: 0.5  $\mu\text{s}/\text{div}$ ), (b) auxiliary switch  $S_1$ :  $V_{S1}$ ;  $I_{S1}$ : (V: 10 V/div, I: 10 A/div, time: 0.5  $\mu\text{s}/\text{div}$ ), (c) synchronous switch  $S_2$ :  $V_{S2}$ ;  $I_{S2}$ : (V: 10 V/div, I: 10 A/div, time: 0.5

$\mu\text{s}/\text{div}$ ), (d) schottky diode D:  $V_D$ ;  $I_D$ : (V: 10 V/div, I: 10 A/div, time: 0.5  $\mu\text{s}/\text{div}$ ).

#### A. Main Switch S

It is noted from the Figs. (4a & 5a) that the main switch S is turned on under ZVS, when voltage across  $C_s$  is zero. The converter has not exceeded the voltage limits; however the current stress is slightly higher for a very short period of time. The main switch also switches off under ZVS. The current and voltage wave shape are identical to theoretical waveforms.

#### B. Auxiliary Switch $S_1$

It is noted from the Figs. (4b & 5b) that auxiliary switch  $S_1$  also operates with the soft switching. The switch  $S_1$  is turned on under ZCS because of the inductor  $L_r$  and turns off under ZCS when resonant current through  $L_r$  and  $C_r$  falls to zero. Its body diode also turns on as soon as  $S_1$  is off at zero current and turns off when the resonant current is zero. The shapes of the figures are identified to confine much with the theoretical waveforms. The auxiliary switch is active only for a short period of time, which is verified by its conduction period and it is too small. Also the current and voltage stresses are well within the operating limits.

#### C. Synchronous switch $S_2$

The synchronous switch is turned on under ZVS when  $C_r$  has completely discharged and also turns off under ZVS, which can be observed from Figs. (4c & 5c). The synchronous switch also has characteristics similar to the switches S,  $S_1$ . They operate within the safe limits and it can be noted here, the conduction period of  $S_2$  is more confining to the design values and it operates at a low power when compared to the other switches.

#### D. Schottky Diode D

The schottky diode works for a very short period to discharge the resonant capacitor  $C_r$  as can be observed from Figs. (4d & 5d). The schottky diode also turned-on and turned-off under ZVS. A high-frequency schottky diode which is available at high-current, low voltages can be used. The conduction of schottky diodes may cause a considerable drop in output voltage for low power circuits but due to the advancement in semiconductor techniques, schottky diodes are also now available with a low forward voltage drop for high frequency circuits.

#### E. Efficiency curve

From Fig.6 it can be observed that the efficiency values of the soft switching converter are relatively high with respect to those of the hard switching converter. The efficiency values towards the minimum output power decrease naturally because the converter is designed for the maximum output current. At 70% output power, the overall efficiency of the proposed converter increases to about 97% from the value of 92% in its counterpart hard switching converter. The high efficiency concludes the correctness of the design values.




Fig. 6 Converter efficiency versus output power

## VI. CONCLUSION

The concepts of ZVT used in high power were implemented in synchronous buck converter and it was shown that the switching losses in synchronous buck were eliminated. Besides the main switch ZVS turned-on and turned-off, the auxiliary switch ZCS turned-on and turned-off, the synchronous switch also turned-on and turned-off under ZVS. Hence switching losses are reduced and the newly proposed ZVT synchronous buck is highly efficient than the conventional converter. The additional voltage and current stresses on the main devices do not take place, and the auxiliary devices are subjected to allowable voltage and current values. Moreover, the converter has a simple structure, low cost and ease of control. A prototype of a 3.3V, 10A, 200 kHz system was implemented to experimentally verify the improved performance.

## REFERENCES

- [1]. L.Yang and C.Q.Lee, "Analysis and design of boost zero-voltage-transition PWM converter," in Proc. IEEE APEC Conf. 1993, pp.707-713.
- [2]. G.Hua, C.S.Leu, Y.Jiang, and F.C.Lee, "Novel zero-voltage-transition PWM converters," IEEE Trans. Power Electron., vol.9, no.2, pp.213-219, Mar.1994.
- [3]. A.J.Stratakos, S.R.sanders, and R.W.Broderson, "A low-voltage CMOSdc-dc converter for a portable battery-operated system," in Proc. Power Electronics Specialist conf., vol.1, Jun. 1994, pp.619-626.
- [4]. A.V.da Costa, C.H.G.Treviso, and L.C.deFreitas, "A new ZCS-ZVS-PWM boost converter with unity power factor operation," in Proc. IEEE APEC Conf., 1994, pp.404-410.
- [5]. N.P.Filho, V.J.Farias, and L.C.deFreitas, "A novel family of DC-DC PWM converters uses the self resonance principle," in Proc. IEEE PESC Conf., 1994, pp.1385-1391.
- [6]. G. Moschopoulos, P.Jain, and G.Joos, "A novel zero-voltage switched PWM boost converter," in Proc. IEEE PESC Conf., 1995, pp.694-700.
- [7]. Elasser and D. A. Torrey, "Soft switching active snubbers for dc/dc converters," IEEE Trans. Power Electron., vol. 11, no. 5, pp. 710-722, 1996.
- [8]. K.M.Smith and K.M.Smedly, "A comparison of voltage-mode soft switching methods for PWM converters," IEEE Trans. Power Electron., vol.12, no.2, pp.376-386, Mar.1997.

- [9]. O.Djekic, M.Brkovic, "Synchronous rectifiers vs. schottky diodes in a buck topology for low voltage applications," Power Electronics Specialists Conference, 1997. PESC '97 Record, 28th Annual IEEE, 22- 27 June 1997, vol.2, pp. 1374 - 1380.
- [10]. Y.Xi, P.K.Jain, G.Joos, and H.Jin, "A zero voltage switching forward converter topology," in Proc. IEEE INTELEC conf., 1997, pp.116-123.
- [11]. C.J.Tseng and C.L.Chen, "Novel ZVT-PWM converter with active snubbers," IEEE Trans. Power Electron., vol.13, no.5, pp.861-869, Sept.1998.
- [12]. O.Djekic, M. Brkovic, A. Roy "High frequency synchronous buck converter for low voltage applications." IEEE PESC '98 Record, vol.2, pp. 1248 - 1254.
- [13]. G. Moschopoulos, P.Jain, G.Joos, and Y.F.Liu, "Zero voltage switched PWM boost converter with an energy feedforward auxiliary circuit," IEEE Trans., Power Electron., vol.14, no.4, pp.653-662, Jul.1999.
- [14]. T.W.Kim, H.S.Kim, and H.W.Ahn, "An improved ZVT PWM boost converter," in Proc. IEEE PESC Conf., 2000, pp.615-619.
- [15]. J.H.Kim, D.Y.Lee, H.S.Choi, and B.H.Cho, "High performance boost PFP with an improved ZVT converter," in Proc., IEEE APEC Conf., 2001, pp. 337-342.
- [16]. N.Jain, P.Jain, and G.Joos, "Analysis of a zero voltage transition boost converter using a soft switching auxiliary circuit with reduced conduction losses," in Proc. IEEE PESC Conf., 2001, pp.1799-1804.
- [17]. M.L.Martins, H.A.Grundling, H.Pinheiro, J.R.Pinheiro, and H.L. Hey, " A ZVT PWM boost converter using auxiliary resonant source," in Proc. IEEE APEC Conf., 2002, pp.1101-1107.
- [18]. C.M.Wang, "Zero-voltage-transition PWM dc-dc converters using a new zero-voltage switch cell," in Proc. IEEE INTELEC Conf., 2003, pp.784-789.
- [19]. M.L. Martins, J.L. Russi, H. Pinheiro, H.A. Grundling, H.L. Hey, " Unified design for ZVT PWM converters with resonant auxiliary circuit," Electric power applications, IEE proceedings, vol.151, issue 3, 8 May 2004, pp. 303-312.
- [20]. S. Kaewarsa, C. Prapanavarat, U. Yangyuen, "An improved zero-voltage-transition technique in a single-phase power factor correction circuit," International conference on power system technology - POERCON 2004, 21-24 Nov. 2004, vol.1, pp.678 - 683.
- [21]. M.D.Mulligan, B.Broach, and Thomas H.Lee, " A constant-frequency Method for Improving light-load efficiency in synchronous buck converters," IEEE Power Electronics letters, vol.3, no.1, pp.24-29, March 2005.
- [22]. M.L.Martins, J.L.Russi, H.L.Hey, "Zero-voltage transition PWM converters: a classification methodology," IEEE proceedings on electric power applications, 4th March 2005, vol.152, no.2, pp.323 - 334.
- [23]. W.Huang and G. Moschopoulos, "A new family of zero-voltage-transition PWM converters with dual active auxiliary circuits," IEEE Trans. Power Electron., vol.21, no.2, pp.370-379, March 2006.
- [24]. V.Yousefzadeh and D.Maksimovic, "Sensorless optimization of dead times in dc-dc converters with synchronous rectifiers," IEEE Trans. Power Electronics, vol.21, no.4, pp.994-1002, July 2006.
- [25]. A.K. Panda, Aroul.K, "A Novel Technique to reduce the Switching losses in a synchronous buck converter" IEEE PEDES Conference, 12th-15th Dec2006, IIT, Delhi, pp.1-5.
- [26]. B. P. Divakar; D. Sutanto, "Novel topologies for DC-DC converter with PWM control," International Journal of Electronics, Volume 87, Issue 6 June 2000 , pages 741 - 756.
- [27]. Shui-Sheng Qiu; Igor M. Filanovsky; Bo-Tao Lin, "A new method of analysis for PWM switching power converters," International Journal of Electronics, Volume 86, Issue 11 November 1999 , pages 1395 - 1410.
- [28]. Sam ben-yaakov; gregory ivensky; oleg levitin; alexander trainer, "Optimization of the auxiliary switch components in ZVS PWM converters" International Journal of Electronics, Volume 81, Issue 6 December 1996 , pages 699 - 712.
- [29]. Gun-Woo Moon, "Design of high efficiency interleaved active clamp zero voltage switching forward converter" International Journal of Electronics, Volume 86, Issue 7 July 1999 , pages 875 - 889.