Overview of Multi-Chip Alternatives for 2.5D and **3D** Integrated Circuit Packagings

Ching-Feng Chen, Ching-Chih Tsai

Abstract—With the size of the transistor gradually approaching the physical limit, it challenges the persistence of Moore's Law due to such issues of the short channel effect and the development of the high numerical aperture (NA) lithography equipment. In the context of the ever-increasing technical requirements of portable devices and highperformance computing (HPC), relying on the law continuation to enhance the chip density will no longer support the prospects of the electronics industry. Weighing the chip's power consumptionperformance-area-cost-cycle time to market (PPACC) is an updated benchmark to drive the evolution of the advanced wafer nanometer (nm). The advent of two and half- and three-dimensional (2.5 and 3D)-Very-Large-Scale Integration (VLSI) packaging based on Through Silicon Via (TSV) technology has updated the traditional die assembly methods and provided the solution. This overview investigates the upto-date and cutting-edge packaging technologies for 2.5D and 3D integrated circuits (IC) based on the updated transistor structure and technology nodes. We conclude that multi-chip solutions for 2.5D and 3D IC packaging can prolong Moore's Law.

Keywords-Moore's Law, High Numerical Aperture, Power Consumption-Performance-Area-Cost-Cycle Time to Market, PPACC, 2.5 and 3D-Very-Large-Scale Integration Packaging, Through Silicon Vi.

I. BACKGROUND

 $F_{\rm physical limit, it has challen and the second states of the secon$ Law [1]-[3], driving the demand for high NA lithography equipment and solving looming dilemmas like quantum tunneling issues [4], [5]. While the technical requirements of portable devices and HPC are growing, expecting the law's persistence to improve the chip density will no longer make headway in the semiconductor industry. The PPACC is an upto-date criterion to drive progress in the advanced nm wafer process [6]. The emergence of stereoscopic stacking IC assembling according to TSV technology has replaced traditional die packaging approaches and granted the solution.

II.TECHNICAL REVIEW

A. Evolutions of Transistor Structure and Technology Node in Wafer Process

Moore's law describes that the technical nodes of the wafer process double the chip transistor number every 18 to 24 months [1]-[3]. It has dominated the development of semiconductors. However, when the engineers reduce the transistor's gate width (electron channel length) to 20

nanometers (nm), effects such as threshold voltage drop of the control switch, reduction of the drain potential energy barrier, carrier surface scattering, electron velocity saturation, ionization, and thermionic effects will occur [7]-[9]. Consequently, some large-scale foundries, such as Intel, TSMC, and Samsung, have adopted Fin Field-effect Transistor (FinFET) and Gate-All-Around FET (GAAFET) to cope with evolving technical bottlenecks to persist in the rule. Below 3 nm, the physical limits are significantly constraining [4]. Relying on chip-scaling to continue the law is a huge challenge. PPACC trade-offs for chips is an updated criterion driving advanced wafer nanometer (nm) development. Fig. 1 shows technical development from 7 nm (N7) to 2 nm (N2) and the transistor structures of the various wafer processes. Fig. 2 illustrates the evolution of chip structure under TSMC's technology node evolution (Fig. 2 (a)), the change of transistor's body thickness to mobility (Fig. 2 (b)), the change of gate length to subthreshold swing (Fig. 2 (c)), the change of technology node and gate length to transistor number (Fig. 2 (d)), and the effect of Van set Waals (vdW) contacts inside ultra-thin body silicon on insulator (Fig. 2 (e)).



(a) Industry-leading Advanced Technology Portfolio



(b) Evolution of Transistor Structures

Fig. 1 Transistor Structure development [5]; > 20 nm: MOSFET; < 20 nm: FinFET; < 3 nm: Gate All Around Fet (GAAFET)

Ching-Feng Chen is with the Department of Electrical Engineering, National Chung Hsing University, Taiwan (corresponding author, e-mail: keho0821@gmail.com).

World Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering Vol:17, No:10, 2023



Fig. 2 TSMC's technology node evolution [5]; UTB-SOI: Ultra-thin body Silicon on Insulator; Van der Waals (vdW) Contacts

| TABLE I | | | | |
|--|----------|----------|-----------|-----------|
| TSMC'S PPA CHANGES UNDER DIFFERENT PROCESSES [5] | | | | |
| | TSMC | | | |
| | N5 vs N7 | N3 vs N5 | N3E vs N5 | N2 vs N3E |
| Power | -30% | -25- | -34% | -25- |
| Performance | +15% | 30% | +18% | 30% |
| Chip Density* | ? | ? | ~1.3X | >1.1X |
| Volume | Q2 | H2 | Q2/Q3 | H2 |
| Manufacturing | 2022 | 2022 | 2023 | 2025 |

Note: Chip density of the mixed chips containing 50% of logic, 30% SRAM, and 20% analog (TSMC).

Table I shows the changes in the power consumptionperformance-area (PPA) of TSMC under different processes. From the comparison of N3E (Node 3E) and N5, and N2 and N3E, the chip density only increased by 30% and more than 10%, respectively (Fig. 3). It challenges foundries to continue Moore's Law. With the exponential cost increase, it defies to raise the chip density. The investment risk will be higher if manufacturers consider the wafer production yield and the increasingly rare customers' pyramid-shaped situation. It is challenging to regulate the timeframe for a leading manufacturer. In this context, in addition to gaining a better market share ahead of its rivals, it has spawned technological innovation to optimize PPA and generate state-of-the-art techniques that meet customer needs. For example, TSMC's N3 includes N3, N3E, N3P, and N3X. TSMC further divides N3E into three processes, 2-1Fin, 2-2 Fin, and 2-3 Fin, based on the same chip to satisfy customers' design flexibility (Fig. 4) and PPA requirements [5].

To echo the requirement of epoch-making technology, the wafer producers generally use two methods to endure the regulation: Introduce EUV (extreme ultraviolet lithography) and transfer circuit patterns to wafers through high-energy, short-wavelength light sources [10]. Another approach is to stack crystals vertically through "heterointegration" [11]-[13].



Fig. 3 Comparison of performance and Power Consumption of N2 and N3E, Cortex-A72 [5]



Fig. 4 From Vmax/Fmax to low-Vdd/power-efficient compute coresall on the same die [5]

For heterogeneity, manufacturers rely on advanced packaging technology to integrate chiplets with different properties and functions and stack them in 2.5D or 3D packaging. The advantage is that it can package processors, memory, communication, sensing, and even laser chips. These heterogeneous chiplets and materials in the same IC enhance the function of the chip module, save the printed circuit board (PCB) area, and facilitates complementary properties between dissimilar materials. Under the premise that the semiconductor industry has clarified this development trend, the future wafer foundry industry is essential for integrating heterogeneous chiplets and advanced packaging, which can also improve the IC's PPA. As a high chip area reduces yield, the solutions to stack the chips help reduce them interconnect length. The overall wafer decreases delay and increases speed and performance [4]. This possible solution could be a paradigm shift in the present and future fabrication process, creating a new era of chip fabrication architecture and continuing the guideline.

With the emergence of 3D VLSI, although it provides solutions to increased speed and lessened power consumption, it also presents challenges that differ from traditional singlechip packaging. Chip assembly equipment is one of them. As any error will affect the yield of the production line and even cause the product of the entire production line to be defective, it must retain high precision, machine shock resistance, and intelligent management to ensure machine stability and product quality while maintaining high-speed operation.

As mentioned earlier, when the designer shrinks the transistor's gate length to 20 nm, effects such as threshold voltage drop of the control switch, reduction of the drain potential energy barrier, carrier surface scattering, electron velocity saturation, ionization, and thermionic effects will occur. To overcome these technical dilemmas, manufacturers introduce costly lithography equipment in hundreds of millions of US dollars, such as Deep Ultraviolet (DUV) with a wavelength of 193 nm and Extreme Ultraviolet (EUV) with a wavelength of 13.5 nm. Massachusetts Institute of Technology (MIT), TSMC, and National Taiwan University (NTU) (2021) [14] discovered that optimizing the bismuth (Bi) deposition process in two-dimensional materials and using Helium-ion beam lithography can approach the quantum limit to make the metals the transistor reaching ohmic contact (meager resistance). A stable ohmic contact with low resistance and a linear and symmetrical current-voltage characteristic curve (I-V curve) is a critical factor affecting the performance and stability of the current-voltage characteristic curve of an IC. It improves the current transmission between the source and drain and successfully narrows the device channel to nanometers (Fig. 5)[14]. In addition to DUV and EUV, other corresponding equipment and wafer tape-out prices remain high. Consequently, except for a few companies, such as Apple, Intel, and Samsung, only minimal corporations have a few product varieties, and a substantial global market share can be affordable and outsourced.



(b) Degenerate part of Bi-contacted MoS2 marked in orange color due to gap-state situation (GSS)

Fig. 5 Schematic of a 2D FET with a monolayer semiconductor (MoS2) channel and semimetal (Bi) contacts [14]

Lapedus'es (2018) survey showed that the expenses of developing a 3 nm chip could be as high as US\$1.5 billion (Fig.

6). However, the benefits of PPA are likely to decrease. International Business Strategies (IBS) [15] also noted that the 5 nm development cost exceeds US\$ 542 million. Thus, the business and financial risks of foundries and fabless firms will increase momentously; the development of 2.5D and 3D heterogeneous stacked packaging seems essential [15].



Fig. 6 IC design costs escalate [15]

B. Multi-Chip Alternatives for 2.5D and 3D Chip Assembly

Multi-chip alternatives have various structures, such as 2.5D, Embedded Multi-Die Interconnect Bridge (EMIB), Fan-out wafer-level packaging (FOWLP), Fan-Out Panel Level Packaging (FOPLP), Integrated Fan-Out (InFO) Wafer Level Packaging, Chip on Wafer on Substrate (CoWos), Small Outline IC (SOIC), System in Wafer-Level Package (SiWLP), and Embedded wafer fan-out (eWFO) to assemble the chips and formulate new architectures [16].

The 2.5D is a packaging methodology for including multiple dice inside the same package (Fig. 7) [17].



Fig. 7 Industry Standard 2.5D [17]

EMIB is an elegant and cost-effective approach to inpackage high-density interconnect heterogeneous chips. The substrate fabrication process embeds a tiny bridge die with multiple routing layers (Fig. 8) [18], [19].



Fig. 8 EMIB [19]

FOWLP is an IC packaging technology that enhances standard wafer-level packaging (WLP) solutions (Fig. 9) [20].

In fan-out WLP, the wafer is diced first. However, the dies are precisely re-positioned on a carrier wafer or panel, with space for fan-out kept around each die. The carrier is then reconstituted by molding, making a redistribution layer (RDL) atop the entire molded area (both atop the chip and the adjacent fan-out area), and then forming solder balls [21].



Fig. 9 FOWLP [20]

FOPLP is one of the latest packaging trends in microelectronics (Fig. 10). It has a high potential for significant package miniaturization concerning volume and thickness. The technological core of FOWLP is the formation of a reconfigured molded wafer combined with a thin film RDL to yield an SMD-compatible package [22], [23].



Fig. 10 FOPLP [22]

InFO is an innovative wafer-level system integration technology platform featuring a high-density RDL and TIV (Through InFO Via) for close interconnection and performance for various applications, such as mobile and HPC. Fig. 11 shows the architecture of InFO_POP architecture. There are two different die types, a System on a Chip (SOC) and a Dynamic Random Access Memory (DRAM) in the case of InFO. Each may utilize a different feeding source, potentially with one device fed directly from the wafer and another from the Joint Electron Device Engineering Council (JEDEC) tray [24], [25].



Fig. 12 shows the architecture of CoWoS^{•,R}. It is a 2.5D wafer-level multi-chip packaging technology that incorporates multiple dies on a silicon interposer to achieve better interconnect density and performance. Individual chips are bonded through micro-bumps on a silicon interposer, forming a chip-on-wafer (CoW). Then thin CoW so that the TSV perforations are exposed, followed by Controlled Collapse of Chip Connection (C4) bumps formation and singulation. Makers can complete a CoWoS package through bonding to a package substrate [26], [27].



Fig. 13 [28] shows that a surface-mounted integrated circuit

(SoIC) package occupies an area of about 30-50% less than an equivalent dual in-line package (DIP), with a typical thickness being 70% less [29], [30].

Fig. 14 [31] illustrates the system's architecture in a waferlevel Package (SiWLP). It is fabricated using "RDL-first" technology for fan-out wafer-level packages (FO-WLPs) and provides the density of the high Chip-Input/Output (I/O), design flexibility, and package miniaturization [32], [33].



Fig. 14 SiWLP Architecture [31]

Embedding wafer and fan-out (eWFO), shown in Fig. 15 [34], is assembled in either wafer fabs using back end of line (BEOL) tools, materials, and processes or Outsourced Semiconductor Assembly and Test's (OSAT's) built-up fabs and tools [35], [36].



Fig. 15 Infenion's eWFO for 77 GHz Automotive radars [34]

C. Cutting-Edge Packaging Technology

Due to the high investment cost in the advanced wafer process, the short channel effect and the nonlinear Schottky contact issues are challenging to overcome. So far, only TSMC, INTEL, and Samsung can invest in foundries below 7 nm (inclusive). Intel's EMIB (2.5D) and Foveros (3D) packaging technologies are similar to TSMC [37], [38]. They are more applicable than Samsung's 3D high-bandwidth memory (HBM) stacking technology to product heterogeneity as they can widely assemble various heterogeneous chips to achieve better power consumption, performance, area, cost, and cycle time to market (PPACC) [39]. Nevertheless, Samsung encapsulates 12-layer HBM chips in a package with a thickness of only 720 μ m. Researchers [40] consider it one of the most challenging technology. A common feature of the three foundries' wafer stacking technology is the extensive use of TSV technology.

1. TSMC's 3DFabric

Fig. 16 illustrates the evolution of TSMC from 2D InFO to 2.5D CoWoS and then to 3D SoIC InFO packaging. Off-chip coupling (Fig. 17) has higher interconnection and specific

capacitance densities with ultra-low bonding latency for energy-efficient computing systems. It brings the merits of the large reticle size in fan-out and performance in HPC and AI networks. Fig. 18 shows that the SoICTM bonding pitch is intrinsically exceptional to conventional 3D IC packaging [17].





Fig. 16 TSMC 3DFabricTM Integration [17]; improve system-level performance, power, form factor, and functionality







Fig. 18 Heterogeneous Integration Option (System on Integrated Chips (SoICTM) versus 3D Multi-Chip Integration)[17]



Fig. 19 Merging EMIB and Foveros Architecture [19], [37], [38]



Fig. 20 (a) Fervos Profile [21]; (b) Power VIA (Intel) [40]

2. Intel's EMIB (2.5 D), Foveros (3D), and Power Via

The upper part of Fig. 19 demonstrates that Intel's EMIB's Silicon Interposer is significantly smaller than TSMC's CoWoS. It has the advantage of low cost. Foveros (the middle part) enables the foundry to integrate processors with

computing units piled vertically, providing more excellent performance in a miniaturized package. It helps the manufacturer optimize the cost and power efficiency and allows the fine interconnect pitch. In addition, the chip's back Power Via can implement the backside power delivery and optimize signal transmission by eliminating the requirement for power

3. Samsung's 12-Layer 3D TSV for High Bandwidth Memory (HBM)

Fig. 21 shows Samsung's 12-layer 24 GB HBM chips that use 3D TSV technology to increase the stacking from 8 to 12 layers. Because the 3D structure through 60,000 TSV holes is vertically interconnected, high-precision alignment is required [39]. Academic circles see this technology as one of the most challenging packaging technologies for mass-producing highperformance chips. Compared with current wire bonding technology, it can shorten the data transfer time between chips, reduce power consumption and increase speed.



(a) Conventional Wire Bonding vs. TSV Technology



Fig. 21 12-Layer 3D TSV technology [39]

III. CONCLUSIONS

This article comprehensively overviews the various multichip alternatives for 2.5D and 3D IC packaging technologies. It highlights the growing demand for higher performance and increased functionality in electronic devices, which has led to the development of advanced packaging solutions beyond traditional 2D IC packaging. It extensively surveys the multichip alternatives used in 2.5D and 3D IC packaging, including silicon interposer-based approaches, such as EMIB, FOWLP, FOPLP, InFO, CoWos, SOIC, SiWLP, and eWFO to assemble the chips and formulate new architectures, and describes each alternative in detail. Furthermore, we describe emerging trends and future directions in multi-chip packaging, like FOWLP, and advanced packaging technologies for artificial intelligence (AI) and 5G applications.

The information presented in this article is a valuable resource for researchers, engineers, and designers working in IC packaging, aiding them to make informed decisions when selecting the most suitable multi-chip alternative for their specific applications. routing on the front side of the wafer (Fig. 20) [40].

REFERENCES

- [1] Moore, G.E., Cramming more components onto integrated circuits. Electronics, 38, (1965)
- [2] Moore, G.E., The microprocessor: engine of the technology revolution. Communications of the ACM 40 (2), pp. 112-114 (1997)
- [3] Moore, G.E., Moore, G.E., Cramming More Components onto Integrated Circuits. IEEE Xplore, 86, pp. 82-85 (1998)
- [4] Loss, D. Quantum phenomena in Nanotechnology, Nanotechnology, 20(43), 430205 (2009)
- [5] Ismail, K. E., Bagwell, P. F., Orlando, T. P., Antoniadis D. A. and Smith, H. I. "Quantum phenomena in field-effect-controlled semiconductor nanostructures," in *Proceedings of the IEEE*, vol. 79, no. 8, pp. 1106-1116 (1991)
- [6] Clark, R. Tapily, K. Yu, K.-H. Hakamata, T. Consiglio, S., O'Meara, D., Wajda, C., Smith, J. Leusink, G. Perspective: New process technologies required for future devices and scaling. APL Mater 6 (5): 058203 (2018)
- [7] Maser Jian, J. "Tunneling in thin MOS structures," J. Vac. Sci. Technol., vol. 11, no. 6, pp. 996–1003 (1974)
- [8] Lo, S-H. Buchanan, D. A., Taur Y. and Wang, W. "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultrathin-oxide nMOSFET's," in *IEEE Electron Device Letters*, vol. 18, no. 5, pp. 209-211 (1997)
- [9] Agarwal, A. Kim, C. H., Mukhopadhyay, S. and Roy, K. "Leakage in nano-scale technologies: mechanisms, impact and design considerations," Proceedings. 41st Design Automation Conference, 2004., San Diego, CA, USA, pp. 6-11 (2004)
- [10] Turkot, B., Carson S., Lio, A. "Continuing Moore's law with EUV lithography," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, pp. 14.4.1-14.4.3 (2017)
- [11] Zhang, S., Li, Z., Zhou, H. Li, R., Wang, S., Paik, K.W., He, P. Challenges and recent prospectives of 3D heterogeneous integration, e-Prime -Advances in Electrical Engineering, Electronics and Energy, Volume 2, 100052 (2022)
- [12] Lau, J.H. Chiplet Heterogeneous Integration. In: Semiconductor Advanced Packaging. Springer, Singapore. https://doi.org/10.1007/978-981-16-1376-0_9 (2021)
- [13] Chen, M.F., Chen, F.C., Chiou W.C., and Yu, D. C. H. "System on Integrated Chips (SoIC(TM) for 3D Heterogeneous Integration," 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2019, pp. 594-599, doi: 10.1109/ECTC.2019.00095.
- [14] Shen, P.C., Su, C., Lin, Y., Chou, A.S., Chong, C.C., Park, J.H., Chou, M.H., Lu, A.Y., Tang, H.L., Tavakoli, M.M., Pinter, G., Ji, X., Cai, Z., Mao, N., Wang, J., Tung, V., Li, J., Bokor, J., Zettl, A., Wu, C.I., Palacios, T., Li, L.J., Kong, J. Ultralow contact resistance between semimetal and monolayer semiconductors. Nature, 593, pp. 211-217 (2021)
- [15] Lapedus, M. Big Trouble at 3nm. Semiconductor Engineering (2018)
- [16] Farris, G. Emerging Process and Assembly Challenges in Electronics Manufacturing (2022)
- [17] 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) https://ieeexplore.ieee.org/xpl/conhome/9830116/proceeding (retrieved on 31 July 2022).
- [18] Duan, G., Kanaoka, Y., McRee, R., Nie, B., & Manepalli, R. (2021, June). Die embedding challenges for EMIB advanced packaging technology. In 2021 IEEE 71st Electronic Components and Technology Conference (ECTC) (pp. 1-7). IEEE.
- [19] Intel Corporation. Embedded Multi-Die Interconnect Bridge. https://www.intel.com/content/www/us/en/silicon-innovations/6pillars/emib.html (retrieved on 31 July 2022)
- [20] Fukushima, T., Alam, A., Hanna, A., Jangam, S.C., Bajwa, A. A. and Iyer, S.S. Die-First FOWLP for High-Performance and Scalable Heterogeneous System Integration. IEEE Transactions on Components, Packaging and Manufacturing Technology, 8 (10) (2018)
- [21] Rao, V. S., Chong, C. T., Ho, D., Zhi, D. M., Choong, C. S., Sharon, L. P., ... & Liang, Y. Y. (2016, May). Development of high density fan out wafer level package (HD FOWLP) with multi-layer fine pitch RDL for mobile applications. In 2016 IEEE 66th Electronic Components and Technology Conference (ECTC) (pp. 1522-1529). IEEE.
- [22] Lau, J.H., Ko, C.T., Peng, C.Y., Yang, K. M., Xia, T., Lin, P. B., Chen, J.J., Huang, P.C., Tseng, T.J., Lin, E., Chang, L., Lin, C., Lu, W. Chip-

Last (RDL-First) Fan-Out Panel-Level Packaging (FOPLP) for Heterogeneous Integration. Journal of Microelectronics and Electronic Packaging, 17 (3), pp. 89-98 (2020)

- [23] Bu, L., Che, F. X., Rao, V. S., & Zhang, X. (2019, May). Mechanism of Moldable Underfill (MUF) Process for RDL-1[^] st Fan-Out Panel Level Packaging (FOPLP). In 2019 IEEE 69th Electronic Components and Technology Conference (ECTC) (pp. 1152-1158). IEEE.
- [24] Yu, D. (2015, June). A new integration technology platform: Integrated fan-out wafer-level-packaging for mobile applications. In 2015 Symposium on VLSI Technology (VLSI Technology) (pp. T46-T47). IEEE.
- [25] Tseng, C.F., Liu, C.S., Wu, C.H., Yu, D. InFO (wafer level integrated fanout) technology. 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp. 1-6 (2016)
 [26] Huang, P.K., Lu, C. Y., Wei, W.H., Chiu, C., Ting, K.C., Hu, C., Tsai,
- [26] Huang, P.K., Lu, C. Y., Wei, W.H., Chiu, C., Ting, K.C., Hu, C., Tsai, C.H., Hou, S.Y., Chiou, W.C., Wang, C.T., and Yu, D. Wafer Level System Integration of the Fifth Generation CoWoS®-S with High Performance Si Interposer at 2500 mm2, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC) (2021)
- [27] Yu, D. (2021). TSMC packaging technologies for chiplets and 3D. Proceedings of the 2021 IEEE Hot Chips, 33.
 [28] TSMC-SoICTM
- [28] TSMC-SoICTM https://3dfabric.tsmc.com/english/dedicatedFoundry/technology/SoIC.ht m (retrieved on 25 August 2022)
- [29] Meeldijk, V. Integrated Circuit Packages. The Electronic Packaging Handbook (2017)
- [30] Tian, W., Li, B., Li, Z., Cui, H., Shi, J., Wang, Y., & Zhao, J. (2022). Using Chiplet Encapsulation Technology to Achieve Processing-in-Memory Functions. *Micro machines*, 13(10), 1790. MDPI AG. Retrieved from http://dx.doi.org/10.3390/mi13101790
- [31] Motohashi, N., Kimura, T., Mineo, K., Yamada, Y., Nishiyama, T., Shibuya, K., ... & Kawano, M. System in wafer-level package technology with RDL-first process. In 2011 IEEE 61st Electronic Components and Technology Conference (ECTC), pp. 59-64 (2011)
- [32] Lau, J. H. FOWLP: Chip-Last or RDL-First. In Fan-Out Wafer-Level Packaging. Springer, Singapore, pp. 195-206 (2018).
 [33] Farris, G. "Emerging Process and Assembly Challenges in Electronics
- [33] Farris, G. "Emerging Process and Assembly Challenges in Electronics Manufacturing," 2020 International Wafer Level Packaging Conference (IWLPC), San Jose, CA, USA, pp. 1-6 (2020)
- [34] Tummala, R., Sundaram, V., VanessaSmet, P.M. R., Shi, T. Future of embedding and fan-out technologies, EDA365 (2019)
- [35] Tummala, R., Sundaram, V., Raj, P. M., & Smet, V. Future of embedding and fan-out technologies. In 2017 Pan Pacific Microelectronics Symposium (Pan Pacific) IEEE, pp. 1-9 (2017).
- [36] Lin, T. H., Raj, P. M., Watanabe, A., Sundaram, V. Tummala R., and Tentzeris, M. M. "Nanostructured miniaturized artificial magnetic conductors (AMC) for high-performance antennas in 5G, IoT, and smart skin applications," 2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO), Pittsburgh, PA, USA, pp. 911-915 (2017)
- [37] Intel Corporation. Intel's Foveros technology https://www.intel.com/content/www/us/en/corporate/usachipmaking/news-and-resources/video-intel-foveros-technologyexplained.html (retrieved on 31 July 2022)
- [38] Prasad, C., Chugh, S., Greve, H., Ho, I. C., Kabir, E., Lin, C., ... & Pantuso, technology for logic-on-logic die stacking. In 2020 IEEE International Reliability Physics Symposium (IRPS) pp. 1-5. (2020).
- [39] Samsung Electronics. Samsung Electronics Develops Industry's First 12-Layer 3D-TSV Chip Packaging Technology. https://news.samsung.com/global/samsung-electronics-developsindustrys-first-12-layer-3d-tsv-chip-packaging-technology (retrieved on 31 July 2022)
- [40] Intel Corporation. Introducing PowerVia and RibbonFET. https://www.intel.com.tw/content/www/tw/zh/silicon-innovations/6pillars/process.html (retrieved on 31 July 2022)