%0 Journal Article
	%A M. Yousefi and  N. Nasirzadeh
	%D 2016
	%J International Journal of Electrical and Computer Engineering
	%B World Academy of Science, Engineering and Technology
	%I Open Science Index 115, 2016
	%T High-Efficiency Comparator for Low-Power Application
	%U https://publications.waset.org/pdf/10004775
	%V 115
	%X In this paper, dynamic comparator structure employing two methods for power consumption reduction with applications in low-power high-speed analog-to-digital converters have been presented. The proposed comparator has low consumption thanks to power reduction methods. They have the ability for offset adjustment. The comparator consumes 14.3 μW at 100 MHz which is equal to 11.8 fJ. The comparator has been designed and simulated in 180 nm CMOS. Layouts occupy 210 μm2.
	%P 849 - 852