

# High-Efficiency Comparator for Low-Power Application

M. Yousefi, N. Nasirzadeh

**Abstract**—In this paper, dynamic comparator structure employing two methods for power consumption reduction with applications in low-power high-speed analog-to-digital converters have been presented. The proposed comparator has low consumption thanks to power reduction methods. They have the ability for offset adjustment. The comparator consumes  $14.3 \mu\text{W}$  at  $100 \text{ MHz}$  which is equal to  $11.8 \text{ fJ}$ . The comparator has been designed and simulated in  $180 \text{ nm CMOS}$ . Layouts occupy  $210 \mu\text{m}^2$ .

**Keywords**—Comparator, low, power, efficiency.

## I. INTRODUCTION

GLOBAL demand in design of the electronic systems is toward manufacturing systems which have high speed and accuracy, with low area and power consumption. In modern electronic systems such as mobile communications and data processing units, analog to digital conversion is one of the most important blocks of the digital system [1]-[4]. Speed, accuracy and power consumption of comparator has critical role at overall and proper performance of the ADC. Power consumption, input referred offset and evaluation time are important specifications of the comparators. Generally, comparators are divided into two major classes: dynamic and static comparators [5]. Because of their higher speed and lower power consumption, dynamic comparators are widely used in the design of high speed ADCs. The input offset problem due to static mismatch between threshold voltages, the value of  $\mu\text{nCox}$  and mismatch between parasitic capacitances of the internal nodes, is an important challenge in design of comparators in modern technologies with small feature sizes. On the other hand, using offset reduction methods increases power consumption. Decreasing input-referred offset without increasing power consumption is a great challenge in design of comparators [6]-[8].

Lewis Gray structure is widely used in ADC design [9]. It has a preamplifier stage and a cross-coupled latch pair. In this structure, power consumption is increased to achieve high speed and low input offset. In dynamic comparator shown in Fig. 1, input offset can be adjusted by the delay generated in clock pulse driving the latch stage [10].

Section II describes the structure and the basic operation of the comparator. In Section III, power reduction technique is discussed to improve energy consumption of the proposed

comparator. Simulation results of the proposed comparator are summarized in Section IV.

## II. STRUCTURE AND BASIC OPERATION OF THE COMPARATOR

Fig. 1 shows the structure of the comparator which is composed of two stages [10]. These are the decision stage and hold stage. Comparator operation has three different phases. Phase 1 is reset, phase 2 is decision or evaluation and third phase is hold phase which stores the evaluation result for a specific time interval. In reset phase when  $\text{clk1}$  is high, transistors M9 and M10 are off while M7 and M8 are on. As a result, nodes  $V_{i-n}$  and  $V_{i-p}$  are shorted to ground through M7 and M8. When  $\text{clk1}$  is low, decision (evaluation) phase is started. In this phase, input signals  $V_{i-n}$  and  $V_{i-p}$  increase the node voltages  $V_{o-n}$  and  $V_{o-p}$ . Considering the signal levels of  $V_{ip} - V_{ref+}$  and  $V_{in} - V_{ref-}$ , output voltages  $V_{out+}$  and  $V_{out-}$  will have different speeds. Of two voltages, one that approaches the threshold voltage of the NMOS transistor earlier connects to  $V_{dd}$  through two cross-coupled inverters and other node will be connected to ground. As a result, one of the  $V_{o-p}$  and  $V_{o-n}$  are connected to  $V_{dd}$  or  $G_{nd}$ . After this phase (evaluation time), input signal fluctuations cannot change the output state unless output nodes are reset for the next comparison. In this structure, input offset can be managed by the timing of the clock pulse  $\text{clk2}$ . In this structure, power is dissipated in hold phase while CMOS inverters do not need power consumption at this phase. First stage has power dissipation while with modifying the structure, power consumption in hold phase can be reduced. With this assumption that after evaluation phase, output node  $V_{o-p}$  equals to  $V_{dd}$ , a current will be drawn from  $V_{r-p}$ . The current path is shown in Fig. 3. In this path, transistors M1, M4 and M9 are on. While in hold phase there is no need for this current. With this description about the operation of the comparator, two methods are proposed to alleviate this problem.

## III. POWER REDUCTION METHOD

The structure of the proposed comparator is shown in Fig. 4. This is based on using another clock pulse for triggering M9 and M10 transistors. It goes low at the same time with  $\text{clk1}$  but after the state of the latch is determined it goes to high, again. In this condition, M9 and M10 are off and no current drawn from  $V_{r-n}$  and  $V_{r-p}$  and no power is dissipated in evaluation phase. Power is dissipated when  $\text{clk3}$  is low, and in reset and evaluation no power is dissipated. Overall power consumption is decreased and energy efficiency can be improved. The important point in the proposed comparator is the length of

M. Yousefi is with the department of electrical Engineering, Faculty of Engineering, Azarbaijan Shahid Madani University, Iran (phone: +989143067540; e-mail: m.yousefi@azaruniv.edu).

N. Nasirzadeh is with Faculty of electrical and computer engineering, University of Tabriz, Iran (e-mail: nnasirzadeh@tabrizu.ac.ir).

time that it is in low state. It must be long enough for comparator to finish its decision.




Fig. 1 The structure of the basic dynamic comparator




Fig. 2 Time diagrams of clock pulses of the dynamic comparator




Fig. 3 Power consumption path in comparator when evaluation is finished ( $V_{in} > V_{ip}$ )




Fig. 4 The circuitry of the proposed comparator using technique

#### IV. SIMULATION RESULTS

The proposed comparator has been designed and simulated in 180 nm CMOS process. Table I summarizes the size of the devices.

Considering the input offset analysis of the comparator in previous sections and the monte-carlo (1000 points) simulation results which is shown in Fig. 5, input offset resulting from manual calculation is 1.9 mV.

TABLE I  
 THE SIZE OF THE DEVICES OF THE PROPOSED COMPARATOR

SIZE	W/L
M1,M2	5 $\mu$ m/180nm
M3,M4	220nm/180nm
M5,M6	1 $\mu$ m/180nm
M7,M8	7 $\mu$ m/180nm
M9,M10	1 $\mu$ m/180nm




Fig. 5 Histogram of the input offset voltage versus capacitance mismatch for comparator




Fig. 6 Energy efficiency of the proposed comparators versus dissipated power

In Fig. 6, energy consumption of proposed techniques is shown. The improvement achieved by first techniques is better than the second one. In Fig. 7, the effect of clk3 pulse width on power consumption and energy efficiency has been shown. Fig. 8 shows the layout of two proposed comparators. Comparator 1 occupies 210  $\mu\text{m}^2$  same as the basic comparator.

TABLE II  
 COMPARISON OF POWER AND ENERGY OF DIFFERENT COMPARATORS

REFERENCE	POWER( $\mu\text{W}$ )	DELAY(PS)	TECH.(NM)	ENERGY(FJ)
[11]	82	130	180	10.7
[10]	51	152	90	7.8
[8]	116	170	180	19.7
THIS WORK	14.3	258	180	3.7




Fig. 7 Energy and power consumption versus clk3 pulse width in proposed technique




Fig. 8 Layout of the proposed comparator

## V. CONCLUSIONS

In this paper, the basic structure of dynamic comparators employing two techniques for power consumption reduction and energy efficiency improvement has been presented. This comparator is designed and simulated in 180 nm CMOS process. Simulations show that power consumption for the proposed technique is 14.3  $\mu$ W. Energy efficiency at 100 MHz is 3.7 nJ.

## REFERENCES

- [1] Y. L. Wong, M. H. Cohen, & P. A. Abshire, "A 1.2-GHz comparator with adaptable offset in 0.35- $\mu$ m CMOS. Circuits and Systems" I: Regular Papers, IEEE Transactions on, 55(9),2008, pp. 2584-2594.
- [2] K. Uyttenhove, & M. S. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs". Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 49(4), 202, pp. 280-287.
- [3] B. Razavi, and B. A. Wooley, "Design techniques for high-speed, high-resolution comparators," Solid-State Circuits, IEEE Journal of, 27(12), 1992, 1916-1926.
- [4] H. Gao, P. Baltus, & Q. Meng, "Low voltage comparator for high speed ADC". In Signals Systems and Electronics (ISSSE), International Symposium on Vol. 1, 2010, pp. 1-4.
- [5] J. He, S. Zhan, D. Chen, & R. L. Geiger, "Analyses of static and dynamic random offset voltages in dynamic comparators," Circuits and Systems I: Regular Papers, IEEE Transactions on, 56(5),2009, pp. 911-919.
- [6] M. Kandala, & H. Wang, "A 0.5 V high-speed comparator with rail-to-rail input range," Analog Integrated Circuits and Signal Processing, 73(1),2012, pp. 415-421.
- [7] Z. Zhu, G. Yu, H. Wu, Y. Zhang, & Y. Yang, "A high-speed latched comparator with low offset voltage and low dissipation," Analog Integrated Circuits and Signal Processing, 74(2), 2013, pp.467-471.
- [8] T. B. Cho, & P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," Solid-State Circuits, IEEE Journal of, 30(3), 1995, pp.166-172.
- [9] V. Katyal, R. L. Geiger, & D. J. Chen, "A new high precision low offset dynamic comparator for high resolution high speed ADCs," In Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on 2006, pp. 5-8.
- [10] M. Hassanpourghadi, M. Zamani, & M. Sharifkhani, "A low-power low-offset dynamic comparator for analog to digital converters," Microelectronics Journal, 45(2), 2014, pp. 256-262.
- [11] S. Babayan-Mashhadi, & R. Lotfi, "Analysis and design of a low-voltage low-power double-tail comparator," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 22(2), 2014, pp.343-352.

**M. Yousefi** was born in Marand, Iran, in 1989. He received the B.S. degree in electrical engineering from the University of Urmieh, Urmieh, Iran, in 2003, and the M.S. and Ph.D. degrees in electrical engineering from Faculty of Electrical and Computer Engineering, University of Tabriz, IRAN, in 2006 and 2015, respectively.

In 2015, he joined the Department of Electrical Engineering, Azarbaijan Shahid Madani University. His current research interests include data converter design, mixed signal circuits design and RF design integrated circuits.

**N. Nasirzadeh** received in B.S. degree in electrical engineering from University of Tabriz, Iran. He received M.Sc. in electrical engineering from University of Urmieh. His research interests are data converter design, mixed signal circuits design and RF integrated circuits. He is currently a Ph.D. student in Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran.