Mitra, A. (2014). 'Design and Analysis of a Low Power High Speed 1 Bit Full Adder Cell Based On TSPC Logic with Multi-Threshold CMOS'. World Academy of Science, Engineering and Technology, Open Science Index 85, International Journal of Electrical and Computer Engineering, 8(1), 185 - 188.