@article{(Open Science Index):https://publications.waset.org/pdf/9997187,
	  title     = {Robust & Energy Efficient Universal Gates for High Performance Computer Networks at 22nm Process Technology},
	  author    = {M. Geetha Priya and  K. Baskaran and  S. Srinivasan},
	  country	= {},
	  institution	= {},
	  abstract     = {Digital systems are said to be constructed using basic logic gates. These gates are the NOR, NAND, AND, OR, EXOR & EXNOR gates. This paper presents a robust three transistors (3T) based NAND and NOR gates with precise output logic levels, yet maintaining equivalent performance than the existing logic structures. This new set of 3T logic gates are based on CMOS inverter and Pass Transistor Logic (PTL). The new universal logic gates are characterized by better speed and lower power dissipation which can be straightforwardly fabricated as memory ICs for high performance computer networks. The simulation tests were performed using standard BPTM 22nm process technology using SYNOPSYS HSPICE. The 3T NAND gate is evaluated using C17 benchmark circuit and 3T NOR is gate evaluated using a D-Latch. According to HSPICE simulation in 22 nm CMOS BPTM process technology under given conditions and at room temperature, the proposed 3T gates shows an improvement of 88% less power consumption on an average over conventional CMOS logic gates. The devices designed with 3T gates will make longer battery life by ensuring extremely low power consumption.
},
	    journal   = {International Journal of Electrical and Computer Engineering},
	  volume    = {7},
	  number    = {11},
	  year      = {2013},
	  pages     = {1501 - 1506},
	  ee        = {https://publications.waset.org/pdf/9997187},
	  url   	= {https://publications.waset.org/vol/83},
	  bibsource = {https://publications.waset.org/},
	  issn  	= {eISSN: 1307-6892},
	  publisher = {World Academy of Science, Engineering and Technology},
	  index 	= {Open Science Index 83, 2013},
	}