Power Optimization Techniques in FPGA Devices: A Combination of System- and Low-Levels
Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 32804
Power Optimization Techniques in FPGA Devices: A Combination of System- and Low-Levels

Authors: Pawel P. Czapski, Andrzej Sluzek

Abstract:

This paper presents preliminary results regarding system-level power awareness for FPGA implementations in wireless sensor networks. Re-configurability of field programmable gate arrays (FPGA) allows for significant flexibility in its applications to embedded systems. However, high power consumption in FPGA becomes a significant factor in design considerations. We present several ideas and their experimental verifications on how to optimize power consumption at high level of designing process while maintaining the same energy per operation (low-level methods can be used additionally). This paper demonstrates that it is possible to estimate feasible power consumption savings even at the high level of designing process. It is envisaged that our results can be also applied to other embedded systems applications, not limited to FPGA-based.

Keywords: Power optimization, FPGA, system-level designing, wireless sensor networks.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1070855

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 2186

References:


[1] N. Chang and K. Kim, "Real-time per-cycle energy consumption measurement of digital systems", Electronics Letters, Volume 36, Issue 13, 22 June 2000. Page(s):1169 - 1171.
[2] H. G. Lee, S. Nam, and N. Chang, "Cycle-accurate energy measurement and high-level energy characterization of FPGAs", Quality Electronic Design, 2003. Proceedings. Fourth International Symposium on 24-26 March 2003, Page(s):267 - 272.
[3] L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic Power Consumption in Virtex-II FPGA Family", Proceedings of the 2002 ACM/SIGDA 10th International Symposium on Field-Programmable Gate Arrays, pages 157 - 164. ACM Press, 2002.
[4] K. Weiß, C. Oetker, I. Katchan, T. Steckstor, and W, Rosenstiel, "Power Estimation Approach for SRAM-based FPGAs", International Symposium on Field Programmable Gate Arrays archive, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays table of contents, Monterey, California, United States, Pages: 195 - 202.
[5] V. Degalahal and T. Tuan, "Methodology for high level estimation of FPGA power consumption", Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific, Volume 1, 18-21 Jan. 2005 Page(s):657 - 660 Vol. 1.
[6] M. French, "A Power Efficient Image Convolution Engine for Field Programmable Gate Arrays", 2004 MAPLD International Conference, September 8-10, 2004.
[7] Steven J. E. Wilton, Su-Shin Ang, and Wayne Luk, "The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays", Field Programmable Logic and Application: 14th International Conference, FPL 2004, Leuven, Belgium, August 30-September 1, 2004. Proceedings. Volume 3203 / 2004, Chapter: pp. 719 - 728.
[8] G. J. M Smit and P. J. M. Havinga, "A survey of energy saving techniques for mobile computers", internal report University of Twente, 1997, http://www.home.cs.utwente.nl/~havinga/papers/energy.pdf
[9] P. J. M. Havinga and G. J. M Smit, "Low power system design techniques for mobile computers", internal report University of Twente, 1997, http://www.home.cs.utwente.nl/~havinga/papers/energy.design.pdf
[10] N. Rollins and M. J. Wirthlin, "Reducing Energy in FPGA Multipliers through Glitch Reduction", 2005 MAPLD International Conference, September 7-9, 2005.
[11] O. S. Unsal and I. Koren, "System-level power-aware design techniques in real-time systems", Proceedings of the IEEE, Volume 91, Issue 7, July 2003 Page(s):1055 - 1069.
[12] K. Römer and F. Mattern," The design space of wireless sensor networks", Wireless Communications, IEEE, Volume 11, Issue 6, Dec. 2004 Page(s):54 - 61.
[13] M. A. M. Vieira, C. N. Jr. Coelho, D. C. Jr. da Silva, and J. M. da Mata, "Survey on wireless sensor network devices", Emerging Technologies and Factory Automation, 2003. Proceedings. ETFA '03. IEEE Conference. Volume 1, 16-19 Sept. 2003 Page(s):537 - 544 vol.1.
[14] J. Feng, F. Koushanfar, and M. Potkonjak, "System-architectures for sensor networks issues, alternatives, and directions", Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference on 16-18 Sept. 2002 Page(s):226 - 231.
[15] http://www.xilinx.com/
[16] http://www.altera.com/
[17] http://www.latticesemi.com/
[18] http://www.tensilica.com/
[19] http://www.celoxica.com/
[20] G. Werner-Allen, J. Johnson, M. Ruiz, J. Lees, and M. Welsh, "Monitoring volcanic eruptions with a wireless sensor network", Wireless Sensor Networks, 2005. Proceeedings of the Second European Workshop on 31 Jan.-2 Feb. 2005 Page(s):108 - 120
[21] R. R. Brooks, P. Ramanathan, and A. M. Sayeed, "Distributed Target Classification and Tracking in Sensor Networks", Proceedings of the IEEE, Volume 91, Issue 8, Aug. 2003 Page(s):1163 - 1171
[22] T. He, L. Luo, T. Yan, L. Gu, Q. Cao, G. Zhou, R. Stoleru P. Vicaire, Q. Cao, J. A. Stankovic, S. H. Son, and T. F. Abdelzaher, "An overview of the VigilNet architecture", Embedded and Real-Time Computing Systems and Applications, 2005. Proceedings. 11th IEEE International Conference on 17-19 Aug. 2005 Page(s):109 - 114
[23] L. Girod and M. A. Roch, "An Overview of the Use of Remote Embedded Sensors for Audio Acquisition and Processing", Multimedia, 2006. ISM'06. Eighth IEEE International Symposium on Dec. 2006 Page(s):567 - 574
[24] D. Li, K. Wong, Y. Hu, and A. Sayeed, "Detection, Classification and Tracking of Targets in Distributed Sensor Networks", IEEE Signal Processing Magazine, 19(2):17--30, March 2002
[25] L. Gu, D. Jia, P. Vicaire, T. Yan, L. Luo, A. Tirumala, Q. Cao, T. He, J. A. Stankovic, T. Abdelzaher, and B. H. Krogh, "Lightweight Detection and Classification for WirelessSensor Networks in Realistic Environments", SenSys-05, November 2-4, 2005
[26] Q. Wang, Wei-Peng Chen, R. Zheng, K. Lee, and L. Sha, "Acoustic Target Tracking Using Tiny Wireless Sensor Devices", IPSN 2003, LNCS 2634, pp. 642-657, 2003.
[27] A. Arora, P. Dutta, S. Bapat, V. Kulathumani, H. Zhang, V. Naik, V. Mittal, H. Cao, M. Demirbas, M. Gouda, Y. Choi, T. Herman, S. Kulkarni, U. Arumugam, M. Nesterenko, A. Vora, and M. Miyashita, "A Line in the Sand: A Wireless Sensor Network for Target Detection, Classification, and Tracking", Computer Networks, Vol. 46, Issue 5, pp. 605-634, Elsevier Science, Dec. 5, 2004
[28] B. O-Flynn, A. Barosso, S. Bellis, J. Benson, U. Roedig, K. Delaney, J. Barton, C. Sreenan, and C. O-Mathuna, "The Development of a Novel Miniaturized Modular Platform for Wireless Sensor Networks", In Proceedings of the IPSN Track on Sensor Platform, Tools and Design Methods for Networked Embedded Systems (IPSN2005/SPOTS2005), Los Angeles, USA, IEEE Computer Society Press, April 2005.
[29] S. J. Bellis, K. Delaney, B. O-Flynn, J. Barton, K. M. Razeeb, and C. O-Mathuna, "Development of field programmable modular wireless sensor network nodes for ambient systems", Computer Communications, Volume 28, Issue 13 , 2 August 2005, Pages 1531-1544, Wireless Sensor Networks and Applications - Proceedings of the Dagstuhl Seminar 04122.
[30] D. Bauer, S. Furrer, S. Rooney, W. Schott, H. L. Truong, and B. Weiss, Research Report, "The ZRL Wireless Sensor Networking Testbed", RZ 3620 (# 99630), 07/20/2005, IBM Zurich Research Laboratory, 8803 Ruschlikon, Switzerland.
[31] V. Tsiatsis, S. A. Zimbeck, and M. B. Srivastava, "Architecture strategies for energy-efficient packet forwarding in wireless sensor networks", Low Power Electronics and Design, International Symposium on, 2001. 6-7 Aug. 2001, Page(s):92 - 95.