S., M. , D., M. , D., J. , P., P. , perinbam, J. (2008). 'Low Jitter ADPLL based Clock Generator for High Speed SoC Applications'. World Academy of Science, Engineering and Technology, Open Science Index 18, International Journal of Electronics and Communication Engineering, 2(6), 1189 - 1193.