@article{(Open Science Index):https://publications.waset.org/pdf/4220,
	  title     = {3D Network-on-Chip with on-Chip DRAM: An Empirical Analysis for Future Chip Multiprocessor},
	  author    = {Thomas Canhao Xu and  Bo Yang and  Alexander Wei Yin and Pasi Liljeberg and  Hannu Tenhunen},
	  country	= {},
	  institution	= {},
	  abstract     = {With the increasing number of on-chip components and the critical requirement for processing power, Chip Multiprocessor (CMP) has gained wide acceptance in both academia and industry during the last decade. However, the conventional bus-based onchip communication schemes suffer from very high communication delay and low scalability in large scale systems. Network-on-Chip (NoC) has been proposed to solve the bottleneck of parallel onchip communications by applying different network topologies which separate the communication phase from the computation phase. Observing that the memory bandwidth of the communication between on-chip components and off-chip memory has become a critical problem even in NoC based systems, in this paper, we propose a novel 3D NoC with on-chip Dynamic Random Access Memory (DRAM) in which different layers are dedicated to different functionalities such as processors, cache or memory. Results show that, by using our proposed architecture, average link utilization has reduced by 10.25% for SPLASH-2 workloads. Our proposed design costs 1.12% less execution cycles than the traditional design on average.
},
	    journal   = {International Journal of Computer and Information Engineering},
	  volume    = {4},
	  number    = {10},
	  year      = {2010},
	  pages     = {1474 - 1480},
	  ee        = {https://publications.waset.org/pdf/4220},
	  url   	= {https://publications.waset.org/vol/46},
	  bibsource = {https://publications.waset.org/},
	  issn  	= {eISSN: 1307-6892},
	  publisher = {World Academy of Science, Engineering and Technology},
	  index 	= {Open Science Index 46, 2010},
	}