@article{(Open Science Index):https://publications.waset.org/pdf/14536,
	  title     = {Efficient Hardware Architecture of the Direct 2- D Transform for the HEVC Standard},
	  author    = {Fatma Belghith and  Hassen Loukil and  Nouri Masmoudi},
	  country	= {},
	  institution	= {},
	  abstract     = {This paper presents the hardware design of a unified
architecture to compute the 4x4, 8x8 and 16x16 efficient twodimensional
(2-D) transform for the HEVC standard. This
architecture is based on fast integer transform algorithms. It is
designed only with adders and shifts in order to reduce the hardware
cost significantly. The goal is to ensure the maximum circuit reuse
during the computing while saving 40% for the number of operations.
The architecture is developed using FIFOs to compute the second
dimension. The proposed hardware was implemented in VHDL. The
VHDL RTL code works at 240 MHZ in an Altera Stratix III FPGA.
The number of cycles in this architecture varies from 33 in 4-point-
2D-DCT to 172 when the 16-point-2D-DCT is computed. Results
show frequency improvements reaching 96% when compared to an
architecture described as the direct transcription of the algorithm.},
	    journal   = {International Journal of Electronics and Communication Engineering},
	  volume    = {7},
	  number    = {6},
	  year      = {2013},
	  pages     = {729 - 733},
	  ee        = {https://publications.waset.org/pdf/14536},
	  url   	= {https://publications.waset.org/vol/78},
	  bibsource = {https://publications.waset.org/},
	  issn  	= {eISSN: 1307-6892},
	  publisher = {World Academy of Science, Engineering and Technology},
	  index 	= {Open Science Index 78, 2013},
	}