Balasubramanian, P. , Anantha, K.. "Power and Delay Optimized Graph Representation for Combinational Logic Circuits". World Academy of Science, Engineering and Technology, Open Science Index 8, International Journal of Structural and Construction Engineering (2007), 1(8), 2481 - 2487.