CMOS Positive and Negative Resistors Based on Complementary Regulated Cascode Topology with Cross-Coupled Regulated Transistors
Commenced in January 2007
Frequency: Monthly
Edition: International
Paper Count: 32769
CMOS Positive and Negative Resistors Based on Complementary Regulated Cascode Topology with Cross-Coupled Regulated Transistors

Authors: Kittipong Tripetch, Nobuhiko Nakano

Abstract:

Two types of floating active resistors based on a complementary regulated cascode topology with cross-coupled regulated transistors are presented in this paper. The first topology is a high swing complementary regulated cascode active resistor. The second topology is a complementary common gate with a regulated cross coupled transistor. The small-signal input resistances of the floating resistors are derived. Three graphs of the input current versus the input voltage for different aspect ratios are designed and plotted using the Cadence Spectre 0.18-µm Rohm Semiconductor process. The total harmonic distortion graphs are plotted for three different aspect ratios with different input-voltage amplitudes and different input frequencies. From the simulation results, it is observed that a resistance of approximately 8.52 MΩ can be obtained from supply voltage at  ±0.9 V.

Keywords: Complementary common gate, complementary regulated cascode, current mirror, floating active resistors.

Digital Object Identifier (DOI): doi.org/10.5281/zenodo.1315741

Procedia APA BibTeX Chicago EndNote Harvard JSON MLA RIS XML ISO 690 PDF Downloads 892

References:


[1] A. Bilotti, “Operation of a MOS transistor as a variable resistor,” Proc. IEEE, vol. 54, no. 8, pp. 1093–1095, Aug. 1966.
[2] I. S. Han and S. B. Park, “Voltage-controlled linear resistor by two MOS transistors and its application to active RC filter MOS integration,” Proc. IEEE, vol. 72, no. 11, pp. 1655–1657, Nov. 1984.
[3] K. Nagaraj, “New CMOS floating voltage-controlled resistor,” Electron. Lett., vol. 22, no. 12, pp. 667–668, Jun. 1986.
[4] S. P. Singh, J. V. Hanson, J. Vlach, “A new floating resistor for CMOS technology,” IEEE Trans. Circuits Syst., vol. 36, no. 9, pp. 1217–1220, Sep. 1989.
[5] G. Wilson and P. K. Chan, “Novel voltage-controlled grounded resistor,” Electron. Lett., vol. 25, no. 25, pp. 1725–1726, Dec. 1989.
[6] W. Surakampontorn, “CMOS floating voltage-controlled negative resistors,” Electron. Lett., vol. 28, no. 15, pp. 1457–1459, Jul. 1992.
[7] S. Sakurai and M. Ismail, “A CMOS square-law programmable floating resistor independent of the threshold voltage,” IEEE Trans. Circuits Syst., vol. 39, no. 8, pp. 565–574, Aug. 1992.
[8] R. Senani, “Realisation of linear voltage-controlled resistance in floating form”, Electron. Lett., vol. 30, no. 23, pp. 1909–1911, Nov. 1994.
[9] C. Popa, “Low-area tunable CMOS resistor with improved linearity,” in ICECS 2010, pp. 190–193.
[10] B. J. Hosticka, “Improvement of the gain of MOS amplifiers,” IEEE J. Solid-State Circuits, vol. 14, no. 6, pp. 1111–1114, Dec. 1979.