Valinataj, M.. "Design of Parity-Preserving Reversible Logic Signed Array Multipliers". World Academy of Science, Engineering and Technology, Open Science Index 127, International Journal of Physical and Mathematical Sciences, (2017), 11(7), 260 - 267.