Jadav, S. , Vashishath, R.. "A Superior Delay Estimation Model for VLSI Interconnect in Current Mode Signaling". World Academy of Science, Engineering and Technology, Open Science Index 98, International Journal of Electronics and Communication Engineering (2015), 9(2), 492 - 497.